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Summary
This thesis describes the study of two soft-switching inverter topologies that are well suited to
high-power applications. For the first topology, namely an active resonant turn-off snubber,
the existing theory is expanded with a detailed study into operation strategies and topology
protection.
This is followed by an investigation into the second topology, which is a combined snubber
that reduces both turn-off and turn-on losses. The investigation involves a detailed analysis of
the losses in the snubber components and main devices, as well as a study into the effects of
parasitic components and diode reverse recovery on the operation of the snubber. Based on this
theory a snubber optimisation procedure is also developed. Possible operation strategies and
protection techniques were also evaluated for this topology. Single-phase experimental inverters
were used to verify the basic operation theory and switching loss prediction for both topologies.
The thesis is concluded by the design and construction of a practical soft-switching three-
phase inverter. After implementation the experimental inverter is used for theory verification.
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Opsomming
Hierdie proefskrif beskryf die ondersoek na twee saggeskakelde omsetter topologieë wat ve-
ral geskik is vir hoë-drywing toepassings. Die bestaande teorie aangaande die eerste topologie,
naamlik 'n aktiewe, resonante, afskakel gapser, word uitgebrei met 'n deeglike-studie oor bedryf-
stegnieke en beskermingsmetodes.
Vervolgens word 'n gekombineerde gapser topologie, wat beide aanskakel- en afskakelverliese
verminder, ondersoek. Die studie behels 'n volledige analise van die verliese in die omsetter
en gapser komponente en die invloed van parasitêre komponente en diode tru-herstel. Hierdie
teorie word ook gebruik om 'n optimale gapser ontwerp prosedure te ontwikkel. Die moontlikke
bedryfstegnieke en beskermingsmetodes word ook vir hierdie topologie evalueer. In albei gevalle
is eksperimentele, enkelfase omsetters gebruik om die teorie oor basiese werking en skakelverlies
vermindering te verifieer.
Die ondersoek word afgesluit deur die ontwerp en konstruksie van 'n praktiese, saggeskakelde,
drie-fase omsetter te beskryf. Na implimentering van die omsetter word volledige eksperimentele
verifikasie uitgevoer.
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·Chapter 1
Introduction
1.1 Soft-switching topologies
The voltage source pulse-width modulated (PWM) inverter is a popular choice for high-power
de to ac conversion. These inverters are commonly used in ac motor drives (for instance,
electrical propulsion drives [28], [50]), uninterruptible power supplies, active power filters [39]
and other utility applications. The reason for the popularity of the inverter lies in its simple
control schemes and robustness. The PWM technique also leads to negligible output energy at
frequencies substantially lower that the switching frequencies.
The availability of new high-voltage, high-current IGBTs has made it the device of choice
in PWM converters with ratings up to the low megawatt range. The popularity stems from
the fast switching behaviour, square SOA, simplicity of the gate drive and effective protection.
For inverters with higher power ratings GTOs are still employed due to long-term reliability
problems with package to silicon bonds in IGBTs [44].
In high-power IGBT converters the usable switching frequency is usually limited to a few
kilohertz (few hundred hertz for GTO converters), mainly due to excessive switching losses and
the associated thermal problems. However, the possibility of increasing the switching frequency
has to be investigated to obtain the following desirable effects:
1. Increased control bandwidth that improves the dynamic response of the inverter;
2. Improved modulation quality;
3. Smaller and lighter filter components resulting in higher power density and lower cost;
4. Reduction in audible noise if ultrasonic switching frequencies (higher that 18 kHz) can
be used;
5. Smaller current ripple and lower torque ripple in drive applications.
1
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(a)
2
Vee
(b)
Figure 1.1: (a) Conventional phase-arm snubber. (b) Switching loci for power devices: (i)
hard-switching; (ii) turn-off with snubber; (iii) turn-on with snubber.
Beside the large switching losses and low efficiency encountered when high switching fre-
quencies are used in a normal hard-switching PWM inverter, the power devices are also exposed
to high switching stresses. The large voltages and currents encountered during switching neces-
sitate switches with a large SOA. High ~ and ~~ in the inverter during normal hard-switching
PWM operation also causes EM!.
The addition of passive snubbers to the standard PWM voltage source phase-arm can al-
leviate some of the above-mentioned problems. When GTOs are used as the main switches,
a series inductive snubber and a parallel capacitive snubber have to be added to limit ~ and
~~ respectively [2], [5], [15]. In Figure 1.Ia a phase-arm with a series inductive turn-on and
parallel capacitive turn-off snubber is shown [5], [56}. The addition of the snubbers alters the
switching transients to limit the SOA requirements of the devices. In Figure LIb switching loci
are shown for the hard-switching case as well as the modified behaviour due to the addition of
the snubbers (taken from 19}). The snubbers also reduce ~ and ~~ encountered in the inverter.
Although switching losses in the main devices are reduced, energy remains trapped in the
reactive snubber components. The trapped energy is usually dissipated in resistors, as shown
in Figure 1.Ia. The addition of the snubber circuit therefore does not reduce the overall losses
in the inverter. Extra circuits can be added to recover the trapped energy instead of dissipating
it in resistors [3], [6}, [I2}, [27}, [44}, [42]. The auxiliary circuits needed to achieve the energy
recovery are usually elaborate and greatly increase component count and complexity .
. As an alternative to the basic snubbers, various other soft-switching topologies have been
introduced over the years. All of them alleviate some of the problems associated with high
switching frequencies by turning-on and turning-off devices at zero-current or zero-voltages.
However, these topologies require additional active. and/or passive components, special control
Stellenbosch University http://scholar.sun.ac.za
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Resonant snubber
Figure 1.2: Classification of de-ac converters.
and in some cases introduce extra voltage and current stresses on the main devices.
In Figure 1.2 a classification of de to ac converters is shown [33], [56]. In general the de
to ac converters can be divided into hard-switching and soft-switching converters. In the soft-
switching topologies a resonant network is added to a conventional hard-switching converter.
The resonant network can consist of only passive components (capacitors and inductors), but
depending on the topology additional auxiliary switches and diodes can also be necessary. These
networks provide periods of zero-voltage or zero-current when soft-switching of devices can be
achieved. Depending on the location of the resonant network, soft-switching converters can be
divided into three classes.
1. Load resonant. These converters achieve soft-switching by introducing a LC resonant
tank to the load side of the converter. This LC tank resonates along the entire switching
period and the oscillating load voltage and current waveforms create ZVS and/or ZCS
conditions for the main devices. The class can be divided in basically two groups, namely
series resonant and parallel resonant. In the series resonant case the inverter bridge
supplies a square-wave voltage to the resonant circuit that is connected in series with the
inverter. For the parallel resonant case a square wave current is supplied to the resonant
circuit that is connected in parallel with the inverter. In both cases the load itself can be
connected in series or parallel to the resonant circuit. The operation of a load resonant
converter is very sensitive to parameter variation due to aging or manufacturing tolerance.
This class is also more suitable for constant load applications, for instance, induction
heating [29]. Variations of these topologies are used extensively in de-de converters [8],[25},
[31], [36], [37].
2. Resonant transition. For the resonant transition de-ac converter the input bus voltage
Stellenbosch University http://scholar.sun.ac.za
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Figure 1.3: Resonant pole inverter topology and typical waveforms during large positive output
current.
(VSI) or current (CSI) is fixed and the resonant network is added to the inverter phase-
arms. The resonant circuit is only activated during the switching transient intervals to
create zero-current or zero-voltage conditions for the inverter switches. An advantage of
these converters is that the resonant network is not involved in the main power flow. The
energy involved in resonance is therefore kept as low as possible, but still sufficient to
ensure soft-switching under full load variation. This class can be divided roughly into
three groups, namely quasi-resonant converters, resonant snubber converters and soft-
transition PWM converters.
(a) Quasi-resonant converters
The resonant pole inverter (also known as the quasi-resonant ZVS inverter) is an ex-
ample of a quasi-resonant converter. The idea was first proposed for de-de converters,
but it was found to be also suited to de-ac conversion [56J. The basic topology and
typical waveforms obtained with a large positive output current reference value is
shown in Figure 1.3. The resonant pole inverter consist of a conventional inverter
phase-arm with the addition of two snubber capacitors (Crp and Crn) and an output
filter. The filter consist of a capacitor Co and a small inductor Lo.
In Figure 1.3 it can be seen that a large enough ripple current is allowed in the
output inductor to ensure that both main switches conduct current at turn-off. This
will not only ensure that the opposite main device will turn-on at zero-voltage due to
the conduction of its free-wheeling diode, but zero-voltage turn-off is also achieved
due to the snubber capacitors. The control of the topology is relatively simple and
a current-mode delta modulation scheme is used to synthesise the low-frequency
output. The main problem with this topology is the large current stress on the main
switches and large current ripple in Lo. The peak current rating of the switches
should be at least twice that of the peak output current, resulting in very poor
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Figure 1.4: ARCP topology and typical waveforms during large positive output current.
switch utilisation.
(b) Resonant snubber converters
The auxiliary resonant commutated pole (ARCP) inverter was introduced [15J as a
modified resonant pole schemes to limit current stresses on the main devices. The
ARCP inverter can be classified as a resonant snubber converter. In Figure 1.4 the
basic topology and typical waveforms obtained during large positive output current
can be seen. The ARCP inverter also uses a conventional inverter phase-arm as the
base circuit, but extra snubber capacitors (Crp and Crn), a resonant inductor Lr and
a set of bi-directional switches (Srp and Srn) are added for each phase.
In Figure 1.4 waveforms for a complete switching cycle under a large positive output
current condition is shown. For time t ~ to Gp conducts the load current. At to
Cp is switched off at zero-voltage and the output current charges snubber capacitor
Crp and discharges Crn. At time tI the pole voltage reaches the negative bus voltage
and free-wheeling diode Di; takes over the load current. Gn can then be switched
on at zero-voltage. Under small output current conditions tI - to becomes excessive
and a charge assistance scheme is used. This is done by triggering auxiliary switch
Srn at to and the resulting resonance between Lr' Crp and Crn will speed up the
pole voltage transition. At t2 Srp is triggered and a linear current rise occurs in
Lr. This continues until the inductor current equals the load current at t = t3· Dn
commutates and Gn starts conduction. If Gn is now switched off at t4, resonance
between Lr and the snubber capacitors will result in the discharge of Crp and the
charging of Crn. At ts the pole voltage swing is complete and Dp will conduct. Gp
can now be switched on at zero-voltage. The inductor current boost interval t4 - t3
is allowed to overcome losses during resonance and therefore ensuring that Cp will
have a zero-voltage turn-on condition. It is interesting to note that the auxiliary
switches also have zero-current turn-on and turn-off.
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Figure 1.5: ZVT soft-transition (resonant transition) inverter topology.
The control of the ARCP inverter is complicated. To ensure zero-voltage switching
under all load conditions and to minimise the conduction losses in the auxiliary
components, the inductor current boost stage should be carefully controlled. To
achieve this high bandwidth measurements of the inductor current, output current
and main device voltages are necessary [51]. Simpler control schemes have been
used [49], but with the penalty of reduced efficiency. Another disadvantage of the
topology is that the peak current rating of the auxiliary switches is larger than that
of the main switches.
Despite the control complexities of the topology, it has received a great deal of
attention in the literature. The attention stems from the high efficiency of the ARCP
inverter and the possibility of true PWM operation of the inverter. The popularity
of this circuit is also evident from the attention it receives from the U.S. Navy's
PEBB initiative [51]. A very important improvement on the basic ARCP topology
was introduced in [24], [28] and [46]. In these topologies, called the Y-configured
and ~-configured resonant snubber inverters, only one auxiliary switch per phase is
used.
(c) Soft-transition PWM converters
Soft-transition PWM converters were initially used in ac-de and de-de conversion,
but the techniques were extended to de-ac conversion [45]. Two types of soft-
transition inverters are found in the literature, namely the zero-voltage transition
(ZVT) converter and later on also the zero-current transition (ZCT) converters. The
ZVT converter, which will be discussed here, is also referred to in literature as the
resonant transition inverter [28].
In Figure 1.5 the ZVT three-phase de-ac converter is shown. The auxiliary circuit
consists of a low-power diode bridge (Dl - D6), auxiliary inductors (Lra, LTb and
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Lre), an auxiliary switch ST> a clamping diode Dr and an auxiliary voltage source
Vr. In its simplest for Vr can be implemented as a leaky capacitor. The auxiliary
components are turned on at zero current, while the main switches are subjected to
zero-voltage switching.
For the purpose of describing the basic operation of the topology, assume ia is positive
and ib and ie are negative. It is further assumed that the phase currents are carried
by Gpa, Dpb and Gne. In order to achieve a soft-switching state change in phase b,
both Gpa and Gne are switched off at zero-voltage. The phase currents will charge
the snubber capacitors and diodes Dna and Dpe will take over the respective phase
currents. If Sr is now switched on, the current in the auxiliary inductors will increase
linearly (current directions as indicated in Figure 1.5). As the magnitudes of the
inductor currents increase beyond those of the respective phase currents, the various
free-wheeling diodes will commutate and Gna, Gpb and Gpe will conduct. After all the
free-wheeling diodes are commutated and an extra inductor current boost period is
allowed, the switches can be turned off. Resonance between the auxiliary inductors
and snubber capacitors will create the temporary zero-voltage turn-on conditions for
Gpa, Gnb and Gne.
It is clear that all active devices have to undergo a ZVT switching cycle when one
phase has to undergo a change of state. More switching sequences are therefore used
than necessary in a conventional PWM inverter. ZVT can also not be achieved when
all the top or bottom switches are on simultaneously, which necessitate the use of
complicated non-standard control techniques.
3. Resonant link. With resonant link inverters the resonant network is shifted to the de
bus. Two types of resonant link converters exist, namely resonant ac-link converters and
resonant de-link converters.
For a number of years research has been done on high-frequency resonant ac-link con-
verters [1], [4], [7]. An example of such an inverter, namely the parallel resonant ac-link
converter, is shown in Figure 1.6. The high-frequency Le resonant tank, consisting of Lr
and Cr. is connected between the de bus and the inverter phase-arms. It produces a sinu-
soidal voltage waveform across the inverter phase-arms. Zero-voltage switching conditions
are therefore available for the bi-directional switches twice every resonance interval. In a
series resonant ac-link converter a high frequency sinusoidal current is generated and the
switches are subjected to zero-current switching. In both cases discrete pulse modulation
are used to synthesise the low-frequency reference value.
As in the previous case, a resonant network is added between the de bus and the inverter
phase-arms in the resonant de-link converters: However, the oscillating de-link does not
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Figure 1.6: Parallel resonant ac-link inverter topology.
+ ~-------+--------+--Va
~-------+-- Vb
Figure 1.7: Parallel resonant de-link inverter topology.
change polarity and only uni-directional switches in the inverter phase-arms are necessary.
Again both series and parallel resonant de-link converters are found in literature.
The basic parallel resonant de-link converter was introduced in [9J. This topology, together
with basic waveforms, is shown in Figure 1.7. The resonance between Lr and Cr causes
zero crossings in Vlink and provides zero-voltage switching conditions for the phase-arms.
As was the case with the ARCP inverter, the inductor current has to be boosted before
every resonance cycle to overcome losses and ensure that zero-voltage switching conditions
will be available for the next cycle. This is done during zero crossing by keeping both
switches in a phase arm on for a controllable boost period. The major disadvantages of
this basic parallel resonant de-link converter are the complexities in the optimised boost
period calculations and the large voltage stresses on the main switches. The harmonic
content of the discrete pulse modulation output waveforms is also only comparable with
PWM inverters if 3-4 times the switching frequency is used [14J.
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Figure 1.8: Series resonant de-link inverter topology.
Many variations on the basic parallel resonant de-link were proposed to solve the voltage
stress problem, for instance, the passively clamped converter [11], [34], actively clamped
converter [11], [18] and the source voltage clamped converter [40]. Many topologies have
also been introduced to obtain PWM operation, for instance, the quasi-resonant, notch-
com mutated and auxiliary resonant tank de-link inverters [13], [16J, [22], [34J.
In Figure 1.8 the basic series resonant de-link inverter topology is shown [17], [19J. It is
the dual of the parallel resonant de-link inverter in the respect that resonance between
Lr and Cr causes zero crossings in i1ink. The main switches therefore operate under zero-
current switching conditions. As was the case with the parallel resonant de-link inverter,
this topology also suffers from control complexities and the limitations of pulse density
modulation. Large peak currents also occur in the link that reduces switch utilisation.
Improvements on the basic series resonant de-link topology have also been suggested to
achieve PWM operation and to limit current peaks [21J, [41J.
1.2 Project description
In [52J a new active resonant snubber topology was introduced. This topology can be viewed
as a variation of the basic ARCP topology and can therefore also be classified as a resonant
snubber de-ac inverter. With the addition of this active resonant snubber to a standard phase-
arm, zero-voltage turn-off of the main devices can be achieved. This is done by introducing
a standard turn-off snubber for every main device. To recover energy trapped in the turn-off
snubbers, a resonant energy recovery circuit controlled by small auxiliary switches also forms
part of the topology. The main advantage of the snubber is that the rating of the auxiliary
switches is very small compared to the main devices. The auxiliary switches also operate under
ZCS conditions. Although the basic form of this snubber only alleviates turn-off losses, the
benefits are still high in relation to the low cost andsimplicity of the auxiliary circuit.
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An analysis of this topology was made and reported in [58]. This analysis included the
development of an design optimisation procedure and a study of the influence of parasitic
components on the operation of the topology. The possibility of the integration of a turn-on
snubber with the basic active resonant turn-off snubber was also proposed and is reported in
154] and [58].
The active resonant turn-off snubber and the proposed integrated snubber topology are the
subjects of this thesis. The contents of this thesis can be expressed as follows:
1. Firstly, the research done on the basic resonant turn-off snubber is extended by inves-
tigating additional operation strategies and protection schemes. Implementation of an
experimental 22 kVA single-phase inverter, fitted with an active resonant turn-off snub-
ber, is also carried out. The design of the auxiliary circuit of this inverter was done
by Prof. H. du T. Mouton according to the procedures developed in [58]. In conjunc-
tion with Prof. Mouton experimental verification of system operation is done and loss
measurements are taken.
2. The second part of the thesis involves a complete analysis of the integrated active resonant
turn-on/turn-off snubber topology. Operation strategies are evaluated and protection of
phase-arm and auxiliary devices is investigated. Analytical expressions are derived for
loss mechanisms in the auxiliary circuit and main devices. The loss expressions are then
used as the basis of a design optimisation procedure. This procedure is subsequently
applied to the design of a loss-optimised single-phase soft-switching inverter. In order to
verify basic system operation and to investigate the effect of parasitic components and
other unmodeled effects, the single-phase inverter is implemented. Loss measurements on
the experimental inverter are done and compared to predictions from developed models.
3. The last part of the thesis investigates the expansion of the topology to a three-phase
inverter. An experimentallOO kVA three-phase inverter, fitted with the resonant turn-off
snubber, is designed and constructed. For the design of the three-phase turn-off snubber
circuitry the optimisation procedure developed for the integrated snubber is adapted and
refined further. Experimental system verification and loss measurements on the three-
phase inverter are done.
The three parts of the thesis will be treated separately in different chapters, followed by a
chapter with the major conclusion drawn from the different parts of the investigation.
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Turn-off snubber
2.1 Introduction
In [52] a new resonant turn-off snubber was introduced and further studies on the topology
were reported in [58]. The topology forms part of the class of active resonant transition de-ac
converters discussed in Chapter 1. The main advantage of this topology is that the peak current
rating of the auxiliary switches is small compared to the rating óf auxiliary switches used in
other active resonant topologies.
In [58] a complete analysis of this active resonant turn-off snubber topology was performed.
This analysis included the basic operation principles, evaluation of snubber losses and the effect
of parasitic components. An optimisation procedure was also developed and certain implemen-
tation considerations were discussed. Only one operating strategy, however, was mentioned
and protection schemes for the topology were not considered.
This chapter will start with a brief discussion on the basic operation principles of the active
resonant turn-off snubber topology. This discussion is based on the description of the operation
principles found in [58]. It will be followed by a discussion on different operation strategies and
possible protection schemes for the topology. This chapter will be concluded with additional
experimental results not- reported in [58].
2.2 Basic operation principles
The topology of the active resonant turn-off snubber is shown in Figure 2.1. The main IGBTs
Gp and Gn, together with free-wheeling diodes Dp and Dn, form a standard phase-arm. The
de bus capacitor bank is formed by capacitors Cdp and Cdn. Capacitor Crp and diode Drp act
as.a turn-off snubber for Cp, while capacitor Crn and diode Drn form the turn-off snubber for
Gn. Unlike a passive turn-off snubber, the energy in the capacitors is not dissipated in bleeding
resistors, but is returned to the bus during a resonance cycle with the inductors. The discharge
of Crp is achieved when resonance with inductor Lrp is initiated and Crn is discharged through
11
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Figure 2.1: Active resonant turn-off snubber topology.
resonance with Lrn. The values of capacitors Crp and Crn are equal and this value will be
referred to as Cr. Lrp and Lrn will likewise be referred to as Lr·
Auxiliary switches Srp and Srn are used to control the resonance between the snubber
capacitors and the discharge inductors. Although the auxiliary switches are shown as thyristors,
any semiconductor switching device is suitable. The auxiliary switches do, however, need a
reverse voltage blocking capability. If a device like an IGBT or MOSFET is used, reverse
voltage blocking can be achieved be connecting extra diodes in series with the switches.
For the purpose of describing the operation of the topology, a number of assumptions are
made:
1. The main IGBTs, the auxiliary switches and the diodes are ideal. This implies that the
transitions between states are immediate and that there is no on-state voltage drop across
these devices.
2. All the passive snubber components are ideal.
3. All parasitic capacitance, inductance and resistance are ignored.
4. It is assumed that the output current remains constant during a switching cycle. The
load is therefore modelled as a current source lo.
5. An infinite de bus is assumed.
6. A fixed blanking time tb is used in the converter.
The operation for positive load current will be described. This will be done by dividing the
switching cycle into different time intervals as indicated in Figure 2.2. Each of these time
intervals will be discussed separately.
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Figure 2.2: Active parts of the turn-off snubber topology during different time intervals.
Time interval t < 0:
The full load current is carried by the top IGBT Cp.
Time interval 0::; t < tl:
At t = 0 Cp turns off instantaneously. The load current lo is taken over by the top
snubber capacitor Crp. The voltage across the capacitor is given by
(2.1)
This voltage also appears across Cp and as a result the main IGBT is switched off at a
zero-voltage condition. The time it takes for the voltage at the pole to swing from the
positive rail to the negative rail is a function of lo. Depending on the magnitude of lo,
two cases are possible. Firstly, if the time necessary for VCrp to reach the bus voltage is
less than the blanking time of the converter, the charging time tl can be calculated by
(2.2)
The second case occurs if lo is too small to fully charge Grp during the blanking time. In
this case the main IGBT Cn will switch on before VCrp has reached Vd. This will result in
large peak currents in Crp, Drp and Cn. In the next section possible operation strategies
that can be followed to avoid this undesirable effect will be discussed.
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Time interval ti :::;t < t2:
The full load current is now carried by the free-wheeling diode Dn. This continues until
Cp is switched on again at time t2•
Time interval t2 :::; t < t3:
At t2 the output voltage swings instantly from - ~ to ~ and the full load current is
carried by Gp. The voltage across the snubber capacitor VCrp is still equal to Vd.
Time interval t3 :::; t < t4:
Triggering of the auxiliary switch Srp, at time t3, starts the resonant discharge cycle of
the turn-off snubber capacitor Crp. It is important to note that the auxiliary switches also
turn-on at a zero-current condition due to the series inductance. Crp starts to discharge
through Lrp and irp is given by
. Vdrc;. ( )
zrp = 2" Y £;. sm w t - t3 , (2.3)
where w = ffi. The corresponding voltage across Crp is given by
Vd
VCrp = 2" (1+ cosw (t - t3)). (2.4)
The period comes to an end when VCrp and irp reaches zero at t« = t3 + ~.
Time interval t4 :::; t < t5:
The state of the converter is identical to the period t < O. The switching cycle can now
be repeated.
For negative output current the operation of the snubber is symmetrical. In this case Crn will
be charged at the turn-off cycle of Cn and the auxiliary switch Srn will control the resonant
discharge cycle between Crn and Lrn.
It should be noted that an inverter fitted with this turn-off snubber can only be operated
with a maximum duty cycle smaller than l. To ensure that a snubber capacitor has enough
time to fully discharge, the main IGBT that conducts current during this discharge period has
to be on for a duration of at least t4 - t3 = ~ seconds. For a specific selection of switching.
frequency, blanking time and maximum duty cycle (Dmax) the constrains on the value of Cr
and Lr can be expressed as
(2.5)
where Is is the switching frequency.
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Figure 2.3: Discontinuous snubber operation.
2.3 Operation strategies
In the description of the basic operation principles of the turn-off snubber it was mentioned
that special control strategies at low output current conditions are necessary. The reason for
this is that during periods of low output current the snubber capacitors are not fully charged
in the blanking time of the inverter. The turn-on of the opposite main IGBT under these
conditions will result in large peak currents in the snubber capacitors and diodes as well as the
main devices.
In order to avoid this undesirable effect, a number of operation strategies can be followed.
These strategies will be briefly discussed.
2.3.1 Discontinuous snubber operation
In [58] this operation strategy was described and also used in an experimental inverter. For
this strategy the output current of the inverter is measured and the discharging of snubber
capacitors discontinued .at low output current conditions. The snubber capacitors therefore
remain charged during periods of low output current and the inverter is operating as a normal
hard-switching inverter. Possible control circuitry to implement this strategy, as well as timing
diagrams, is shown in Figure 2.3. The reference current Imin in Figure 2.3 can be calculated by
substituting tb for tl in equation 2.2 that results in
I . _ VdCrmm - .
tb
From Figure 2.3 it is clear that during periods of large output current essentially the same gate
(2.6)
signals are uses for the main IGBTs and auxiliary switches. In contrast it was shown in the
previous section that there is a delay of t3 - t2 seconds before the auxiliary switches are turned
on. This delay was allowed to ensure that the voltage across the main IGBT has sufficient time
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Figure 2.4: Simulation results showing topology behaviour under uni-directional charge assis-
tance operation (10=0): (a) Gate signals for main and auxiliary switches; (b) Current and
voltage waveforms in snubber circuit.
to fall to the on-state value before the snubber capacitor is discharged. However, in a practical
inverter the voltage fall time of the main IGBT will typically be an order of magnitude shorter
that the snubber capacitor discharge time. No provision was therefore made in the proposed
control circuitry to implement this delay.
2.3.2 Non-linear operation
To limit the magnitude of peak currents that can occur under low output current conditions,
it is essential to ensure that the snubber capacitor voltage is as close as possible to Vd before
the opposite main IGBT is switched on. A possible operation strategy is therefore to postpone
the turn-on instant of the opposite main IGBT to a later stage or even leave it off altogether.
This implies a dynamic adjustment of the blanking time and an over-all modification of the
control scheme for the inverter. The non-linearities introduced by this variation in blanking
time greatly complicates the control algorithm for the inverter.
2.3.3 Uni-directional charging assistance
Another way of ensuring that the snubber capacitor voltage is close to Vd before the opposite
main IGBT is switched on is to assist the charging of the active snubber capacitor during the
blanking time. This assistance, for small load current, can be achieved by triggering Srn just
after Cp is turned off. The resulting resonance between Crp, Crn and Lrn will charge Crp. A
problem is, however, encountered when Cp is turned on again, because Crn will discharge in
the process of charging Crp. The symmetrical action of charging Crn, just after Cn is switched
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Figure 2.5: Uni-directional charging assistance
Vd ~
Crp Dp
2
Gp
Vo
lo-
Gn
Dn
2
Figure 2.6: Topology expansion to provide for bi-directional charging assistance.
off, is therefore necessary. This can be done by triggering Srp and the resulting resonant cycle
between Crp, Crn and Lrp will leave Crn charged and Crp discharged. At low output current
condition the snubber capacitors are therefore charged and discharge before any of the main
IGBTs are switched on. This is similar to the charge assistance scheme used in an ARCP
inverter. During periods of large output current the charge assistance can be discontinued,
In Figure 2.4 simulated waveforms under zero output current conditions are shown. Possible
control circuitry to implement this strategy and associated timing diagrams are shown in Figure
2.5.
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Figure 2.7: Bi-directional charging assistance.
2.3.4 Bi-directional charging assistance
Similarly to the previous case, the bi-directional charging assistance strategy assists the charging
of snubber capacitors during the blanking time by means of resonance. To avoid the seesaw
action of the previous case, the auxiliary switches are expanded to have bi-directional current
flow as shown in Figure 2.6. This addition enables one therefore to charge and discharge either
Crp or Crn in isolation from the other capacitor. Possible control circuitry to implement this
strategy and associated timing diagrams are shown in Figure 2.7.
2.4 Protection strategies
An important aspect of modern inverters is reliability and robustness. In order for a new soft-
switching inverter topology to be of practical interest, protection against dangerous operating
temperatures, short-circuit conditions and over-current faults should be as effective as strategies
used in hard-switching inverters. The added complexities of soft-switching inverter topologies
do, however, complicate this task.
In this section possible protection strategies for the new turn-off snubber will be evaluated.
The strategies are, however, dependent on the control strategy that is followed and the type of
auxiliary switches that are used. For simplicity discontinuous snubber operation is assumed.
It is further assumed that the auxiliary switches can be actively switched off.
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Figure 2.8: (a) RCD voltage clamp. (b) Active zener voltage clamp.
2.4.1 Over-current and short-circuit protection
To protect power devices when large fault or short-circuit currents are present in an inverter,
fast detection of such a condition is essential. Various techniques can be used to achieve this,
for instance, desaturation detection, direct measurement of device current or current estimation
based on the integration of voltage differences between the Kelvin emitter and power emitter
of an IGBT [35]. After dangerous current levels are detected, current-carrying power devices
have to be shut down within a few microseconds to prevent thermal destruction.
Large voltage overshoot across devices can occur during fault current turn-off due to energy
trapped in parasitic inductance. The magnitude of the voltage overshoot is proportional to the
total parasitic loop inductance and ~ at turn-off. Due to the very fast switching characteristics
of modern IGBT devices, destruction due to excessive voltage overshoot during fault current
turn-off is a major threat to the reliability and effectiveness of fault current protection schemes.
As a preventive measure parasitic inductance should be kept as low as possible when bus-
bar design is carried out. High-frequency polymer decoupling capacitors, with low internal lead
inductance, should also be placed directly across power module terminals to damp voltage over-
shoot. Although these measures can greatly contribute to successful protection in high-power
IGBT converters, they are seldom sufficient to reliably prevent destructive voltage overshoot
during standard short-circuit current turn-off.
Three methods are commonly used to ensure rapid current turn-off and to prevent destruc-
tive voltage overshoot.
1. ReD voltage clamp. In Figure 2.8a a possible RCD voltage clamp topology is shown
[32]. When voltage overshoot occurs during turn-off, the snubber diodes get forward
biased and the snubber capacitors damp the voltage overshoot. The result of this energy
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absorption is a slight voltage increase on the capacitors above their steady-state bus
voltage value. Slow discharge of the capacitors then prepares them for the next turn-off
cycle. In [32] it is shown that, for a constant voltage rise, the size of the snubber capacitors
should be proportional to the square of the maximum fault current. The cost and size of
the snubber capacitor required for effective protection during large short-circuit current
turn-off often makes this topology impractical. The addition of this RCD clamp can also
not protect the device against overshoot caused by internal module inductance.
2. Soft turn-off. Various topologies have been proposed to achieve soft turn-off of IGBTs
under fault current conditions [32], [35], [38]. Soft turn-off techniques are also very com-
mon in IPM drive circuitry [60]. The technique involves the control of voltage overshoot
by slowing down the fault current turn-off behaviour of the IGBT. This can be done by
actively controlling the gate voltage or by using a pre-set gate voltage turn-off waveform
that will limit voltage overshoot to safe levels. The major drawback of this technique is
the complexity of the required driver circuitry.
3. Active zener clamp. An active zener clamp voltage protection scheme is shown in
Figure 2.8b. When a fault current is detected, the gate driver can immediately turn off the
device. If excessive voltage overshoot occur, the zener diode avalanche current will raise
the gate-emitter voltage to keep the IGBT in its conduction state and therefore reduce ~
and voltage overshoot. The feedback mechanism will regulate the voltage overshoot until
all the parasitic energy is absorbed.
From the discussion above it is clear that an inverter fitted with the active resonant turn-off
snubber is better equipped to protect phase-arm power devices than a normal hard-switching
inverter. The reason for this is that the added circuitry itself acts as an RCD voltage clamp.
The addition of the snubber circuitry also does not exclude the use of any of the preventive.
design measures, or fault current turn-off techniques, described in the previous paragraphs.
Although the protection of main phase-arm devices is not negatively influenced by the
addition of the active resonant turn-off snubber, extra protection schemes are necessary for the
auxiliary switches. Two aspects need to be considered: firstly, when a fault current condition
is detected in an auxiliary device and, secondly, the protection of auxiliary devices when the
phase-arm shuts down under fault current conditions.
Fault current in an auxiliary switch can, for instance, be caused by incorrect control signals,
for example, if Srp is turned on while Gn is on. Turn-off of the auxiliary devices after an over-
current condition is detected will lead to very large voltage overshoot across the device due
to the series inductance. If the auxiliary switches are, however, not turned-off, the magnitude
of the auxiliary switch fault current can become greater than the load current. To prevent
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Figure 2.9: Topology with active zener voltage clamp protection for auxiliary switches.
thermal destruction, a fault current turn-off procedure with effective voltage overshoot limiting
is necessary.
The other aspect of auxiliary device protection involves strategies when fault current condi-
tions in the main IGBTs occur. For instance, when a fault current condition is detected in Gp,
it is very likely that Srp will also be on at that stage. If not, due to insufficient output current
at the start of Gp's on-state period, protection of the auxiliary device poses no problem. How-
ever, when the auxiliary switch is on during the fault current detection, two states are possible.
Firstly, the auxiliary switch can carry current due to snubber capacitor discharge or, secondly,
the discharge cycle can be over and no auxiliary device current can be present. For the latter
case the auxiliary switches can be shut down directly after main device fault current detection.
This action will be sufficient to ensure that the auxiliary switches will not be damaged during
inverter shutdown. For the case where the capacitor is still discharging, immediate auxiliary
devices shutdown can cause destructive voltage overshoot. The auxiliary device can also not
be left on or the turn-off postponed, because, if this is done and the fault current originates
from the load side, the auxiliary device current can potentially reach values greater that the
main device fault current.
To keep the protection strategy for the auxiliary switches as simple as possible, different
actions for different cases should be avoided. A possible unified protection scheme can be to
shut down the operation of the active resonant snubber when fault current within an auxiliary
device is detected and always to shut down all the switches, main and auxiliary, when fault
current is detected in a main device. To solve the problem of possible voltage overshoot during
auxiliary switch turn-off, an active zener voltage clamp can be used to provide a simple but
effective solution. This unified protection scheme also ensures that integration with IPMs does
not pose any problems. In Figure 2.9 the proposed topology with the active zener voltage
clamps is shown.
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2.4.2 Over-temperature protection
To protect power devices against dangerous operating temperatures, the device and heatsink
temperatures are commonly monitored. To prevent thermal destruction, the inverter operation
is suspended when dangerous temperatures are detected. Over-temperature protection is also a
common feature of most IPM devices [60]. The suggested protection strategy for fault current
handling in an inverter fitted with an active resonant snubber enables one to safely switch off
all active devices at any stage of operation. The thermal protection of an inverter fitted with
the turn-off snubber can therefore be handled like a normal hard-switching inverter.
2.5 Loss evaluation and optimal design
A key consideration in the implementation of the turn-off snubber is to find an optimal trade-off
point between the reduction of losses in the main IGBTs and the introduction of new losses
in the snubber components. In [58] a detailed analysis of the loss mechanisms in the topology
was made. Analytical expressions were derived to describe losses in the main IGBTs and all
the snubber components. These expressions were then used as the basis of an optimisation
procedure. The aim of this procedure was to determine the size of snubber capacitors and
inductors that will lead to the lowest overall losses in an inverter under certain operating
conditions.
The process of loss quantification and design optimisation followed in [58] will not be dis-
cussed in this thesis. Results obtained with the optimisation procedure will, however, be used
in section 2.6. In Chapter 3 a similar approach will be followed for the new integrated topology
with turn-off and turn-on snubbing action.
2.6 Design of experimental turn-off snubber
In conjunction with Prof. H. du T. Mouton, a single-phase inverter, fitted with a turn-off
snubber, was constructed. The design of the inverter was done by Prof. Mouton and was based
on the optimisation procedure developed in [58]. The detailed design of this experimental
inverter was also reported in [58] and will not be repeated. The design parameters for this
inverter are shown in Table 2.1.
2.7 Experimental results
The constructed inverter was used to obtain experimental results that were reported in [58].
These experimental results included vc«, VCrp and VDrp waveforms at turn-off and irp and VCrp
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System Parameters
Nominal DC bus Voltage Vd 800 V
Peak Output Current Io(max) 200 A
Switching Frequency Is 10 kHz
Blanking Time tb 5 p,s
Maximum Duty Cycle .o.: 0.85
Main IGBT Module (Powerex PM200DSA120)
Current Fall Time tfim 250 ns
Current Tail Time ttim 500 ns
Tail Current Ratio Am 0.2
Snubber Diode (Semikron SKR48F12)
On-state Resistance RDr 22 mO
On-state Voltage Von(Dr) 1.2 V
Snubber Capacitor
Capacitance Cr 5 X 33 nF
ESR Coefficient kRCr 3.4 X 1O-12OF.
Auxiliary IGBT (Fuji IMBH60D':090A)
Voltage Fall Time tfua 17 ns
Voltage Tail Time ttua 40 ns
Tail Voltage Ratio Ba 0.06
On-state Resistance RSr 0.0170
On-state Voltage VSr(on) 1.5 V
Peak Current Rating Ir(max) 75 A
Auxiliary Diode (IXYS DSEI60)
On-state Voltage VDSr(on) 2V
On-state Resistance RDSr 8.3 mO
Reverse Recovery Time trr 40 ns
Resonant Inductor (Philips P30/19 3F3 Core)
Inductance Lr 12 p,H
ESR Coefficient kRL 1.8 kO/H
Table 2.1: Parameters for experimental inverter.
waveforms during the capacitor discharge period. Preliminary efficiency measurements were
also given. In this thesis additional efficiency measurements are reported.
Although the experimental inverter was designed for a de voltage of 800 V, experimental
measurements on the system were made with a de bus voltage of 600 V. This value of Vd was
chosen because the data sheet values of switching losses are given for a 600 V de bus.
2.7.1 Efficiency measurements
The inverter losses were measured under two operating conditions. Firstly, a square wave
output voltage was used with an inductive load. Under these conditions the IGBTs turn on at
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Figure 2.10: Experimental inverter inside wooden container.
zero voltage and zero current. For this reason the turn-on losses can be ignored. Secondly the
inverter was operated under normal PWM conditions. In the square wave output voltage case
the peak output current was 200 A and switching frequencies of 5 kHz and 10 kHz were used.
For the normal PWM operation a sinusoidal output current of 125 Arms, 100 Hz was used. The
switching frequency in this case was 7.5 kHz.
A calorimetric technique was used to measure the total inverter losses. The technique is
similar to that used in [47]. The whole converter, including the bus-bar structure and snubber
components, was mounted in a wooden box lined with thermal insulation material. The main
IGBT module was mounted on a water-cooled heatsink. The snubber components and bus
capacitors were kept cool with small electric fans. To restrict the temperature rise inside the
box, forced circulation of the air was necessary to improve thermal coupling with the water-
cooled heatsink. In Figure 2.10 the experimental inverter inside the wooden box is shown.
To determine power dissipation in the inverter, it was assumed that energy can leave the
box by only two methods. Firstly, by thermal conduction through the walls of the box and,
secondly, by the temperature increase of the water flowing through the heatsink. During a
loss measurement the ambient temperature Ta, the temperature inside the box Tb and the
temperature of the water entering Tin and leaving Tout the box were measured over a two hour
period. Great care was also taken to keep the flow rate of the water through the heatsink (F)
constant.
The rate of energy flow at a specific time during the measurement can be expressed as
(2.7)
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Power dissipated tvr; u:
W K WK-l
21 14.6 1.44
27 14.8 1.82
33 19.4 1.70
39 22.4 1.72
44 26.2 1.68
Table 2.2: Measurements to determine the thermal resistance of the isolated container.
600
500
~ 400
3:
0
q::
>. 300
~
CDc 200w
100
Time [min]
Figure 2.11: Energy flow out of the wooden container during a hard-switching PWM measure-
ment: (a) Total energy flow; (b) Energy flow due to water temperature increase; (c) Energy
flow due to thermal conduction.
where kbox is the thermal resistance of the wooden container, P(H20) the density of water and
CH20 is the specific heat of water (see [57], p. 553). The thermal resistance of the container was
determined by placing a resistor with known dissipation inside the box. There was no water
flow and the temperature difference between Ta and nwas measured after thermal equilibrium
had been reached. These measurements are shown in Table 2.2.
Results obtained from a measurement made under normal hard-switching PWM conditions
are shown in Figure 2.11. The energy flow out of the container is shown as a function of time.
The contribution of thermal conduction, water temperature increase and the total energy flow
is shown. The thermal time constant (Ts) of the system is approximately 16 minutes. The
two-hour measuring period is therefore more than 7 Ts, which is sufficient to reach thermal
equilibrium.
Tables 2.3 and 2.4 give a comparison of the calculated and measured converter losses. Every
value for the measured losses was obtained by averaging results from at least three two-hour
measurements. The main IGBT module turn-on losses were calculated making use of the data
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5 kHz Square Wave 10 kHz Square Wave
Hard Soft Hard Soft
Switching Switching Switching Switching
Calculated Losses rW]
Main IGBT Turn-off Losses 250 50 500 100
Main IGBT Turn-on Losses o· 0 0 0
Main IGBT Conduction Losses 105 105 105 105
Freewheeling Diode Losses 120 120 120 120
Snubber Circuit Losses 0 9 0 18
DC Bus Capacitor Losses 144 144 144 144
Total 619 428 869 487
Measured Losses rW]
Total 664 432 940 550
Table 2.3: Theoretical and measured converter losses with square wave output voltage.
Modulation
Hard Soft
Switching Switching
Calculated Losses rW]
Main IGBT Turn-off Losses 108 20
Main IGBT Turn-on Losses 124 124
Main IGBT Conduction Losses 101 101
Freewheeling Diode Losses 123 123
Snubber Circuit Losses 0 6
DC Bus Capacitor Losses 120 120
Total 576 494
I Total
Measured Losses rW]
I 544 476
Table 2.4: Theoretical and measured converter losses under normal PWM operation.
sheet values. The main IGBT module turn-off losses for the hard-switching case were also
calculated by this approach. The turn-off losses during snubber operation were calculated in
[58]. The theoretical and measured losses correspond well, with a maximum difference of about
10%.
For the square wave output voltage case the predicted reduction in turn-off losses in the main
IGBT is 80%, while the predicted reduction in effective turn-off losses is 76%. For the case were
normal PWM was used, the predicted reductions are 81% and 76% respectively. Measurements
results suggest that the effective reduction in turn-off losses under normal PWM modulation is
63%.
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2.8 Conclusion
The basic operation principles of a new active resonant turn-off snubber were discussed. The
main advantage of this topology is that the peak current rating of the auxiliary switches is small
compared to auxiliary switches used in other active resonant topologies. The overall cost of
the added components is also low if compared to the cost of just the main IGBTs. Additional
operation strategies were discussed and it was shown that the new topology can easily and
effectively be protected against fault currents and dangerous operating temperatures.
An experimental one-phase inverter was constructed in conjunction with Prof. Mouton. A
complete set of loss measurements were reported and compared to predicted values. Measure-
ments suggest that the effective reduction in turn-off losses under normal PWM modulation is
63%.
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Chapter 3
Combined turn-on and turn-off
snubber
3.1 Introduction
In this chapter the integration of a turn-on snubber with the existing turn-off snubber is in-
vestigated. The first steps towards this combination are reported in [54] and [58]. Firstly, the
basic operation of the combined snubber will be described. This will be followed by a discussion
on operation strategies and protection schemes. Analytical expressions, describing the losses in
the snubber and main IGBT module, will be derived. These expressions will then be used as
the basis of an optimisation procedure. An experimental I-cp inverter, fitted with a combined
turn-on and turn-off snubber, will be designed and constructed to verify the theoretical models.
3.2 Basic operation principles
In Figure 3.1 the topology for the combined snubber is shown. This is identical to the turn-off
snubber case, except for the addition of two bus inductors Lbp and Lim. The role of these
inductors is to limit current rise in the main IGBTs during turn-on. As in the turn-off snubber
case, the values of Crp and Crn are equal and will be referred to as Cr. The inductor sets Lbp
and Lim and Lrp and Lrn will likewise be referred to as Lb and Lr respectively.
The following assumptions are again made for the purpose of describing the operation of
the snubber:
1. The main IGBTs, the auxiliary switches and the diodes are ideal. This implies that the
transitions between states are immediate and that there is no on-state voltage drop across
them.
2. All the passive snubber components are ideal.
3. All parasitic capacitance, inductance and resistance are ignored.
28
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Figure 3.1: Combined turn-on and turn-off snubber topology.
4. It is assumed that the output current remains constant during a switching cycle. The
load is therefore modeled as a current source lo.
5. An infinite de bus is assumed.
6. A fixed blanking time tb is used in the converter.
The basic operation of the snubber for positive output current will be described. As was
the case for the turn-off snubber, the operation during periods of negative output current is
symmetrical and will not be discussed. The operation of the circuit will be divided into different
time intervals, as shown in Figure 3.2.
Time interval t < 0
The full load current is carried by the top IGBT Gp.
Time interval 0 :::;t < tI
At t = 0 Gp turns off instantaneously. The load current lo is taken over by the top
snubber capacitor Crp. The voltage across the capacitor is given by equation 2.1. As was
mentioned in the turn-off snubber topology case, the time it takes for the voltage at the
pole to swing from the positive rail to the negative rail is a function of lo. Depending on
the magnitude of lo two cases are possible. Firstly, if the time tI necessary for VCrp to
reach the bus voltage is less than the blanking time of the converter, tI can be calculated
by equation 2.2. At tI the free-wheeling diode Dn becomes forward biased and a period of
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 3. COMBINED TURN-ON AND TURN-OFF SNUBBER
t<O
30
Figure 3.2: Active parts of the snubber topology during different time intervals.
resonance between the bus inductors (Lbp and Lbn) and the snubber capacitor Crp starts.
If lo is, however, to small to charge the snubber capacitor to the bus voltage before the
blanking time expires, the resonance cycle is started after the blanking time expired and
Gn is switched on: In this case tI = tb. The initial value of VCrp, at the start of resonance
for the two different cases, can be expressed as
Casel
(3.1)
Time interval tI :::; t < t2
At time tI the resonant cycle starts. The current in the top bus inductor ibp is given by
Case2
(3.2)
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where WI= J 2L IC . The voltage across Crp during this period is
br.
VCrp = Vcrp(tI) + Clo SinWI (t - tI) + (Vd - VCrp (tI)) (1- COSWl(t - tI)). (3.3)
rWI
It is important to note that this voltage also appears across Cp, therefore extra voltage
stresses on the main IGBTs are introduced. The resonant cycle continues until time t2
when ibp reaches zero and Drp turns off. At this instant the maximum voltage across the
snubber capacitor is also reached. The value of t2 can be calculated by
(3.4)
Time interval t2 :::; t < t3
The full load current is now carried by the bottom bus inductor Lbn and free-wheeling
diode Dn. This continues until Cp is switched on again at time t«.
Time interval t3 :::; t < t4
The output current, which was carried by the bottom bus inductor, shifts to the top bus
inductor at a rate determined by the value of these inductors. The current in the top bus
inductor ibp can be expressed as
. Vd(t-t3)
zbp = 2Lb .
This is also the current in Cp, therefore the presence of the inductance creates a zero-
current switch-on condition for the main IGBTs. The interval of current transfer between
(3.5)
the inductors comes to an end when the full load current is taken over by Lb at time t4•
This instant can be calculated by
(3.6)
Time interval t4 ::; t < ts
Between times t4 and ts 10 is carried by Lbp and Cp.
Time interval ts :::;t < ts
Triggering of the auxiliary switch Srp at time ts starts the resonant discharge cycle of the
turn-off snubber capacitor Crp. Crp starts to discharge through Lrp and icrp is given by
icrp = J Lb ~ Lr (~d - Vcrp(t2)) sin W2 (t - ts) , (3.7)
where W2 = J Cr(L!+Lr)" The corresponding voltage across c., is
(3.8)
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The period comes to an end when VCrp reaches zero at time
arccos ( v )t
6
= t
5
_ V,,-2vCrp(tZ) .
W2
(3.9)
Time interval t6 ~ t < t7
At time t6 the voltage across Crp reaches zero and is clamped to that value by Drp. The
current in Lrp continues to decrease until it reaches zero at t7. For this period irp can be
expressed as
(3.10)
and t7 can be calculated as
(3.11)
Time interval t7 ~ t < ts
Cp once again carries the full load current. The state of the snubber is identical to the
state for time smaller than zero. The switching cycle can now start over again.
In Figure 3.3 simulation results based on equations 2.1,2.2 and 3.1-3.11 can be seen. Waveforms
for two different lo magnitudes are shown. The specific magnitudes were chosen close to the
boundary between case 1 and 2 to demonstrate the difference between the two cases.
3.3 Operation strategies
Similar to the turn-off snubber, different operation strategies can be followed. These different
options will be described in this section. Before the different strategies are described, however,
base values for Lb and Cr will be defined. These values will be functions of the inverter
parameters like peak output current and de bus voltage. For consistency the parameters of the
inverter used to verify the single-phase operation of the combined snubber will be used. The
basic design parameters for this experimental inverter are shown in Table 3.7. The Powerex
PM200DSA120 integrated IGBT module was used for the main switches. Basic parameters for
this module are shown in Table 3.6. The base value of Cr, namely Crb, will be defined as
C - Io(max)tc(off) Frb - = 200n ,Vd
with the value of Io(max) and Vd as shown in Table 3.7 and tC(off) as in Table 3.6. The base
value of Lb is chosen to be numerically equal to Crb, namely Lbb = 200 nH.
(3.12)
Five operation strategies were considered.
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Figure 3.3: Simulation results for the combined snubber topology during a complete switching
cycle (Vd = 600V, Is = 20kHz, Cr = 150nF, Lb = 400nH, Lr = 10J.lB and tb = 5J.Ls).
3.3.1 Continuous snubber operation
Discontinuous snubber operation was shown to be very effective for the turn-off snubber case.
The discharge of the snubber capacitors were discontinued at low output current conditions to
prevent large peak currents in the snubber capacitors, snubber diodes and main IGBTs. For the
combined snubber topology, however, the added bus inductors will limit these peak currents.
For this topology a continuous snubber operation strategy, where the snubber capacitors are
discharged even at low output current, can therefore be considered. The snubber capacitors,
which will always be in a discharged state at the main IGBT turn-off instant, will also help
to limit voltage overshoot caused by the large bus inductance. Possible control circuitry to
implement this continuous operation strategy and timing diagrams are shown in Figure 3.4.
In order to evaluate the strategy, estimates should be made of the peak snubber capacitor
current and voltage that will occur at low output current conditions. Equations 3.1-3.4 were
used for this purpose. For the experimental inverter described in section 3.7, the peak snubber
capacitor current that will occur during turn-off is shown in Figure 3.5-1. The peak current in
the main IGBT, which turns on after the blanking period expires, will be equal to the snubber
capacitor current minus the output current. It can be seen that for large lo (case 1) the peak
•
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Figure 3.4: Continuous snubber operation.
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Figure 3.5: Peak snubber capacitor current (1) and voltage (2) as function of 10 for continuous
snubber operation (Vd = 600 V, Cr = Crb): (a) &: = 2; (b) &: = 1 (c); &: = !.
current in Crp is just equal to 10' For small 10 (case 2) the peak current increases until it reaches
a maximum at 10 = O. Only with the highest inductance to capacitance ratio (trace (a)) the
peak current in the main IGBTs is smaller that the rating given in Table 3.6. If a smaller bus
inductance is used, the main IGBTs might desaturate. In Figure 3.5-2 the maximum voltage
across the snubber capacitor is shown. This peak voltage will also appear across the main
IGBTs. It is clear that for output current levels corresponding to case 1, the voltage overshoot
increases as the magnitude of 10 increases. The maximum overshoot can also be controlled
by the ratio of Lb to Cr. However, for small output currents (case 2) the voltage overshoot
is excessive. It is also not possible to manipulate the overshoot to a significant extent with
a variation of snubber component values. At 10 = 0, independent of the snubber component
values, a voltage overshoot that equals the bus voltage will always occur.
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In a practical circuit the voltage overshoot and peak currents will be lower due to damping,
non-ideal switching behaviour and extra stray inductance. However, experimental results shown
in section 3.8 indicate that over-rated main devices will still have to be used if continuous
snubber operation is allowed.
3.3.2 Discontinuous snubber operation
In a standard-hard-switching inverter main IGBTs experience voltage overshoot at turn off.
This is due to resonance between the parasitic bus inductance and the output capacitance of
the device itself. With an inverter fitted with bus inductors but no snubber capacitors, the
peak voltage overshoot will be very large due to the high ratio of bus inductance to output
capacitance. However, in the combined snubber topology the snubber capacitors will damp the
voltage overshoot as soon as it is high enough to forward bias, depending on the sign of the
output current, Drp or Drn. The result will be a voltage rise on a snubber capacitor after each
turn-off cycle.
Under discontinuous snubber operation (see Figure 2.3) the snubber capacitors are not
discharged during low output current levels. Charge buildup on the capacitors during these
periods will raise their voltage and compromise the level of damping they can provide. The
result is that, although discontinues snubber operation is suitable for the turn-off snubber
topology, it cannot necessarily by used for the combined snubber.
To evaluate the usefulness of this operation strategy, an estimate of the extent of this
charge buildup during small output current periods should be made. For the estimate it is
assumed that, for small positive output current for instance, all the energy stored in Lbp will
be dumped in Crp at the turn-off of Gp. In Figure 3.6 sinusoidal output current is shown with
the corresponding periods of soft- and hard-switching. It can be seen that the longest period
with no snubber capacitor discharge, for a given current direction, is
(3.13)
with
4 arcsin (k)
(3.14)
(3.15)
and k and Jm as defined in Figure 3.6. The extent of this voltage rise can be approximated by
212f L ~2 Osb{4·2 2
VCrp2 = Cr Jo sin (Wm t) dt + VCrpl
with VCrp2 and VCrpl at the beginning and at the end of the hard-switching period respectively.
The effective voltage rise for the experimental inverter as function of the modulation frequency
(3.16)
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Figure 3.6: Output current and corresponding time intervals of soft- and hard-switching during
discontinuous snubber operation.
and the tt ratio is shown in Figure 3.7 for VCrpl = Vd, k = 0.1 and Crp = Crb. It can be seen
that the charging of the capacitor in the hard-switching period will not result in any dangerous
over-voltage problems.
3.3.3 Non-linear operation
As was the case with the turn-off snubber, a possible operation strategy is to postpone the
turn-on instant of the opposite main IGBT to a later stage or even leave it off altogether.
Although this dynamic adjustment of the blanking time will improve the voltage overshoot and
peak current stresses at turn-on, the non-linearities introduced by this strategy complicate the
control algorithm of the inverter.
3.3.4 Uni-directional charging assistance
A uni-directional charge assistance strategy, as described in section 2.3.3 for the turn-off snubber
topology, can also be used for the combined snubber. In Figure 2.5 a control circuit and timing
diagrams for this strategy were shown. The applicability of this control strategy to the combined
snubber topology was proven experimentally. The results of this experimental verification can
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Figure 3.7: Voltage rise in snubber capacitor during hard-switching period with VCrpl = Vd,
k = 0.1 and Crp = Crb: (a) ft = 2; (b) ft = 1; (c) ft = !.
be found in section 3.8.
3.3.5 Bi-directional charging assistance
Like uni-directional charge assistance, the bi-directional charge assistance strategy (described
in section 2.3.4 for the turn-off snubber) can also be used for the combined snubber topology.
In Figure 3.8 the expanded combined snubber topology to allow for bi-directional current flow
in the auxiliary switches is shown. A possible control circuit was shown in Figure 2.7.
3.3.6 Conclusion
Although all the above-mentioned strategies have certain advantages and disadvantages, the
simplest strategy is discontinuous snubber operation. This strategy requires no additions to
the existing topology and it was shown theoretically that it is very effective. The special case
where the inverter should be able to switch off quickly in a short circuit condition does, however,
pose a problem in all of these control strategies, including the discontinuous snubber operation
method. In the next section protection of the main and auxiliary switches will be investigated.
3.4 Protection
It was mentioned in section 2.4 that, without effective protection strategies, a soft-switching
topology has limited practical value. However, compared to a normal hard-switching inverter,
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Figure 3.8: Topology expansion for the combined snubber to provide for bi-directional charge
assistance.
providing reliable protection is very challenging for most soft-switching topologies.
In section 2.4 possible protection strategies for the turn-off snubber were evaluated. Protec-
tion against over current faults, short-circuit conditions and dangerous operating temperatures
were treated. In this section a similar evaluation of protection strategies for the combined
snubber topology will be conducted. Discontinuous snubber operation and actively control-
lable auxiliary switches are again assumed.
3.4.1 Over-current and short-circuit protection
In section 2.4 detection techniques for fault and short-circuit current were discussed. It was
also mentioned that destructive voltage overshoot, due to the combination of large ~s and
loop inductance, is a major threat when devices carrying large fault currents are switched
off. Three methods were also discussed to overcome this problem. They were ReD voltage
clamps, soft turn-off and active zener clamps. It was further shown that no special techniques
are necessary to protect the main IGBTs in the turn-off snubber topology. However, for the
effective protection of the auxiliary switches extra measures are necessary.
The protection strategy for the auxiliary switches was to shut down the devices immediately
after the detection of any fault current condition. To limit dangerous voltage overshoot, active
zener clamps were added to the switches. This modification was shown in Figure 2.9. This
protection strategy can also be directly applied to the auxiliary switches in the combined
snubber topology.
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Allowable Voltage Normalised Effective
Overshoot Switching Losses
0.05Vd 1.63
o.iv, 1.46
0.2Vd 1.21
O.4Vd 1
Table 3.1: Lowest effective switching losses as function of allowable voltage overshoot under
normal load conditions for the experimental inverter.
Unlike the case for the turn-off snubber, protection of the main devices in the combined
snubber topology is very difficult. The reason for this is the large bus inductors than will
cause severe voltage overshoot at fault current turn-off. The presence of the bus inductors also
excludes the use of polymer decoupling capacitors and additional ReD voltage clamps. On
the other hand, the bus inductors will restriction fault current growth in the inverter. Thus,
compared to a hard-switching or turn-off snubber inverter, smaller fault current levels will occur
in the combined snubber topology.
To prevent under-utilisation of IGBTs under normal load conditions, the maximum voltage
overshoot at fault current turn-off should not be more than around 0.5Vd. If it is assumed that
Crp will be discharged when Cp has to switch off fault current, it can be seen form equation 3.3
that the voltage overshoot across Cp will be directly proportional the magnitude of this current.
If provision for fault currents with a magnitude of up to three times the load current is made,
it is clear that the maximum allowable voltage overshoot under normal load conditions should
be restricted to around 0.15Vd. However, with such a relatively low allowable voltage overshoot
the effectiveness of the combined snubber topology in reducing switching losses is compromised.
A trade-off between reliable protection and reduction in switching losses therefore exists.
The experimental inverter developed in section 3.7 will be used to demonstrate this trade-
off. In Table 3.1 the lowest effective switching losses, as function of allowable voltage overshoot
under normal load conditions, are listed. The effective switching losses are defined as the actual
switching losses in the main IGBTs plus the extra losses in the added snubber components. The
values are normalised with respect to the effective switching losses obtainable at an allowable
voltage overshoot of 0.4Vd. The optimisation procedure described in section 3.6 were used to
obtain these theoretical values. It is clear that, although there is a improvement in losses with
a higher allowable voltage overshoot, the effect is relatively small. This is highlighted even
more when the reduction in effective switching losses, compared to the hard-switching case, are
calculated. For an allowable voltage overshoot of 0.01 Vd it is 65% and for O.4Vd it is 76% .
. In the above argument is was assumed that the relevant snubber capacitor is discharged when
the main IGBT has to switch off under fault current condition. This assumption, depending
on the control and the time needed to discharge the capacitors, is not always valid. Without a
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Figure 3.9: Summary of models used for the snubber components and the main switches: (a)
Capacitor; (b) Inductor; (c) Diodes; (d) Main and auxiliary switches.
discharged snubber capacitor for damping, the voltage overshoot problem becomes more severe.
It is therefore recommended that, together with an moderate allowable voltage overshoot under
normal load conditions, extra protection techniques for the main IGBTs should also be used.
Both soft turn-off techniques and active zener clamps will provide effective solutions.
3.4.2 Over-temperature protection
The protection of the topology against dangerous operating temperatures can be handled in
the same manner as was recommended for the turn-off snubber topology.
3.5 Evaluation of snubber losses
In this section the different loss mechanisms in the main .devices and all the added snubber
components are studied. Although parasitic capacitive and inductive components have a major
influence on the effectiveness of the snubber (see [58]), the dependence of these parasities on
actual component values and snubber construction complicates modeling considerably. All
parasities are therefore ignored in the loss evaluation process.
A number of studies on the switching behaviour of IGBTs under soft-switching conditions
can be found in the relevant literature [23], [26], [30]. The accurate prediction of the behaviour
of an IGBT under such conditions does, however, involve complicated simulations requiring
deviee parameters not readily available. As a first step tail-forming characteristics are assumed
to model both the turn-off and turn-on switching behaviour of the main and auxiliary switches
[20]. It is further assumed that the snubber does not alter the switching behaviour of the
main IGBTs. After optimisation and construction the modified switching behaviour can be
measured. The optimisation process can then be repeated with the adjusted parameters to
obtain more accurate values.
As an alternative to numerical simulation, general analytical expressions were derived to
describe the losses in the main and auxiliary inverter components. The process of deriving
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these loss expressions can be summarised as follows:
1. Expressions describing relevant circuit voltages and currents for different conditions and
time intervals were obtained. In this process parasities were neglected and diodes and
passive components were assumed to be ideal. It was further assumed that both the
main and auxiliary switches have linear, tail-forming switching behaviour and no on-
state voltage. Positive load current was also assumed throughout and the symmetry of
the topology was later used to handle negative output current.
2. The voltage and current expressions were then used together with more complete models
for the snubber components and main switches to derive loss expressions. In Figure 3.9 a
summary of these component models is shown. Capacitors and inductors are modelled as
ideal passive components with an ESR and diodes are modelled as an on-state voltage in
series with a resistance. All switches are modelled as a current source during turn-off, a
voltage source during turn-on and during conduction the auxiliary switches are modelled
as an on-state voltage with a series resistance.
3. The loss expressions were obtained with a process of symbolic integration. Due to the
complexity involved, Maple V was used as a tool to perform this task.
The switching cycle is divided into different time intervals that are treated separately. The
time intervals will be grouped into three major categories, namely main IGBT turn-off, main
IGBT turn-on and the snubber capacitor discharge cycle. The time instances that define the
boundaries between time intervals are listed in Table 3.2. It is important to note that the
definitions for time instances used in this section are not the same as the ones used in section
3.2. The derived expressions for voltages, currents and other variables will be listed separately
for each specific case and time interval. The loss expressions will not be given in this chapter,
but a complete listing can be found in Appendix A.
3.5.1 Main IGBT turn-off
The collector current of the main device Cp during turn-off is described by
(3.17)
where AmIo is the knee-point current, tfim is the current fall duration and ttim is the current tail
duration. This collector current is shown in Figure 3.10a. The active part of the circuit during
turn-off and the equivalent circuit used for loss calculations are shown in Figure 3.11. Only
three cases that can occur at discontinuous snubber operation are considered. The occurrence
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I Time Instance I Description
0 Beginning of switching cycle - Cp turns off.
tl Current fall time for Cp expires (tl = tfim)'
t2 Current tail time for Cp expires (t2 = tl + ttim)'
t3 Blanking time expires and Cn switches on (t3 = tb)'
t4 Turn-on instant of Cp.
t5 Voltage fall time of Cp expires (t5 = t4 + tfvm)'
t6 Voltage tail time of Cp expires (t6 = t5 + ttvm)'
t7 Snubber capacitor discharge is started - Srp is triggered.
ts Voltage fall time of Srp expires (ts = t7 + tfva)'
tg Voltage tail time of Srp expires (tg = ts + ttva)'
tlQ Voltage across Crp reaches zero.
tll Current in Lrp reaches zero.
t12 End of switching cycle (t12 = 7:).
Table 3.2: Description of time instances used for the loss evaluation of the combined snubber.
t
BVd ··················t······················!
~ ~ t
o tfvm ~m
(a) (b)
Figure 3.10: Models for switching behaviour of main IGBTs: (a) Turn-off; (b) Turn-on.
Case tvr tcz
1 tl S tvr < t2 tcz < t2
2 tl S tvr < t2 t2 S i:
3 t2 S tvr < t3
Table 3.3: Definition of three cases at main IGBT turn-off.
of a specific case depends on snubber component values and output current magnitude. To
distinguish between the three cases, the capacitor voltage rise time tvr is defined as the time
when VCrp reaches Vd and tcz is defined as the time when resonance between the bus inductors
and Crp is complete. In Table 3.3 the three cases are classified with respect to these two
parameters. In Figure 3.12 simulation results for examples of these three different cases are
shown.
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Figure 3.11: Active part of the combined snubber topology during turn-off and the equivalent
circuit used for loss calculations.
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Figure 3.12: Three cases of combined snubber operation during main IGBT turn-off.
o :::;t < tI (tl = tJim) .
In this period the various voltages and currents in the relevant components can be de-
scribed by the same equations for all the cases. The current in the main IGBT is as
described in equation 3.17. The currents in LIJp and Crp and the voltage across the snub-
ber capacitor are given by
~1Jp lo (3.18)
2Crp(a) =
lo (1 - Am) t
(3.19)
tJim
1 lt
VCrp(a) = Cr 0 iCrp(a) (T) dr
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lo (1 - Am) t2
2 Cr tlim
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(3.20)
tI ::; t < t2 (t2 = tlim + ttim)
For this interval the collector current of Gp is also given in equation 3.17. The possible
cases are divided into two groups. The first group consists of case 3 and the second group
consists of cases 1 and 2. Case 3 corresponds to an output current that satisfies
2 (Vd - VCrp(a) (tI) ) Cr
lo < ( ) .2 - Am ttim
For case 3 ibp, icrp and VCrp are given by
2bp = lo
= I - A I (1_ t - tlim)
o mOttim
1 L-C iCrp(b) (r) dr + VCrp(a) (tl)
r ti
loAm (t2.:...tfim) I ( ) A I (1 trim) (t t )2t. + 0 t - tlim - m 0 + t., - lim
tim hm +
Cr
VCrp(a) (tI).
2Crp(b)
VCrp(b)
(3.21)
(3.22)
(3.23)
(3.24)
For the second group a new variable is defined, namely tvr' This is the time instant when
VCrp reaches Vd and Dn becomes forward biased. For both the cases in this group tvr can
be expressed as
r;t~im (Am - 1)2 + 2IoACrttim (Vd - VCrp(a) (tl) ) - Iottim
loA
(3.25)
Equations 3.22, 3.23 and 3.24 are also valid for this group for time tI ::; t < tvr' After
tvr a period of resonance is started. The current in the bus inductors and the snubber
capacitor current and voltage for this period of resonance are
. Alot (tlim)
Cl cos WI (t - tvr) + C2 sin WI (t - tvr) - -- + Alo 1+--
ttim ttim
21m = lo - ibp
= Cl cos WI (t - tvr) + C2 sin WI (t - tvr)
1 lt-c iCrp(c) (r) dr + VCrp(b) (tvr)
r tvr
Cl sin WI (t - tvr) - C2 cos WI (t - tvr) + C2 1T
= + Yd
CrWI
2Crp(c)
VCrp(c)
with
Cl = lo (1 _ Am) + loAm (tur - tlim)
ttim
Amlo
(3.26)
(3.27)
(3.28)
(3.29)
(3.30)
(3.31)
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and WI as defined in section 3.2. For the first case a second variable is also defined. This
variable, tcz, is the time when resonance is completed and the current in Crp reaches zero.
For case 1 this time is smaller than t2 and can be expressed as
arctan (£l. )
tcz = tvr - C2 •
WI
The relevant current and voltage expressions for case 1 during tcz ::; t < t2 are
(3.32)
VCrp(max)
(3.33)
(3.34)
(3.35)
(3.36)
For the second case tcz is larger than t2.
t2 < t < t4
The different cases, as defined in Figure 3.12 and Table 3.3, will be treated separately.
The time period will also be further sub-divided into smaller intervals for clarity.
Case 3
For t2 ::; t < tvr:
The expressions for ibp, itm, ic-; and VCrp before VCrp reaches Vd are
iCrp(d) = lo (3.37)
(3.38)o
= Cl rt iCrp(d}(T) d;+Vcrp(b)(t2)
r lt2
lo (t - t2)
Cr + VCrp(b) (t2).
The time instant when VCrp reaches the bus voltage can be expressed as
Cr (Vd - VCrp(b) (t2) )
tvr = t2 + lo .
VCrp(d)
(3.39)
(3.40)
For tvr ::; t < tcz:
At tvr resonance between the bus inductors and Crp starts. The expressions for ibp, ibn;
iCrp and VCrp during this period of resonance are
iCrp(e) = 10COSWI (t - tvr) (3.41)
(3.42)
(3.43)
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The resonant cycle continues until time tcz when the full load current is carried by Lbn
and Dn. This time can be expressed as
(3.44)
For tcz ~ t < u.
The constant bus inductor currents and snubber capacitor voltage and current are
icrp = 0 (3.45)
(3.46)
(3.47)VCrp(max)
Case 2
For t2 ~ t < tcz:
At t2 the resonance between the bus inductors and snubber capacitor is still in progress.
The resonant cycle continues until time tcz. For this period the expressions for ibp, ibn,
icrp and VCrp are
VCrp(J)
(3.48)
(3.49)
(3.50)
with
(3.51)
(3.52)
and tcz can be expressed as
arctan ( ill )tcz = t2 _ C13 •
WI
(3.53)
For tcz ~ t < t4:
The constant bus inductor currents and snubber capacitor voltage and current are
Zbp = icrp = 0 (3.54)
tbn = lo (3.55)
VCrp(max) VCrp(J} (tcz). (3.56)
Case 1
At time instant t2 the full load current is already carried by Lbn and Dn. The expressions
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Figure 3.13: Active part of the snubber topology during turn-on and equivalent circuit used
for loss calculations.
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Figure 3.14: Three cases of combined snubber operation during main IGBT turn-on.
for the relevant currents and voltages are
Zbp = icrp = 0
Zoo 10
VCrp(max) = VCrp(c) (tcz)
with tcz as defined in equation 3.32.
3.5.2 Main IGBT turn-on
(3.57)
(3.58)
(3.59)
The collector-emitter voltage of the main devices during turn-on is described by
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Case ter
1 t4 ~ ter < ts
2 ts ~ ter < t6
3 t« ~ ter
Table 3.4: Definition of three cases at main IGBT turn-on.
where Bm Vd is the knee-point voltage, tjvm is the voltage fall duration and ttvm is the voltage
tail duration. In Figure 3.lOb this collector-emitter voltage model is illustrated. In Figure
3.13 the active part of the circuit during turn-on, as well as the equivalent circuit used for
loss calculations, is shown. Simulation results for examples of three different cases that are
considered are shown in Figure 3.14. The occurrence of a specific case again depends on
snubber component values and output current magnitude. To distinguish between the cases,
ter is defined as the time instant when the full load current is carried by Gp. In Table 3.4 the
three cases are classified with respect to this parameter.
The different cases will once again be treated separately. The expressions for the relevant
currents, voltages, time instances and constants will be listed for each sub-interval.
t4 ~ t < ts (ts = t4 +tjvm)
For this period the collector-emitter voltage of Cp is given in equation 3.60. The possible
cases are divided into two groups. The first group consists of case 1 and the second group
consists of cases 2 and 3. The currents in the bus inductors for the second group can be
expressed as
2bp(a)
Vd (1 - Bm) (t - t4f~ (3.61)
4Lbtjvm
2bn(a) lo -
Vd (1 - Bm) (t - t4)2
(3.62)
4Lbtjvm
for the whole interval. For case 1 equations 3.61 and 3.62 are also valid until time instant
ter when the full load current is carried by Cp. This time instant can be expressed as
(3.63)
After this time instant the bus inductor currents are constant with values of
2bp = lo
2bn = o.
(3.64)
(3.65)
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t5 ~ t < t6 (t6 = t5 + ttvm)
The collector-emitter voltage of Cp is also given in equation 3.60.
Case3
The bus inductor currents for this period are
Vd(l-Bm)(t-tS) BmVd(t-t5)2 . ()
Zbp(b) 2Lb + 4Lbttllm + zbp(a} t5
= I _ Vd (1- Bm) (t - t5) _ BmVd (t - t5)2 _ i . (t.)
Zbn(b) 0 2Lb 4Lbttvm bp(a) Cl'
(3.66)
(3.67)
Case 2
For t5 ~ t < ter:
Expressions 3.66 and 3.67 are also valid for case 2 for t5 < t < ter where ter can be
expressed as
Vltlvm (1 - Bm)2 + 4VdBmLbttvm (Io - ibp(a)(t5) )
ter = t6 - ----'------------'--------
VdBm
(3.68)
For ter ~ t < t6:
After Cp takes over the full load current and Dn turns off, the constant bus inductor
currents are expressed by equations 3.64 and 3.65.
Case 1
For the whole period equations 3.64 and 3.65 describe the bus inductor currents.
t6 < t < t7
At time t6 the collector-emitter voltage of Cp has reached its on-state value. The period
comes to an end when the discharge cycle of the snubber capacitor is initiated at t7•
Case 3
For t6 ~ t < ter:
At t6 part of the load current is still carried by Lbn and Dn. The bus inductor currents
are described by
Zbp(e) (3.69)
(3.70)
and the end of this period can be expressed as
. 2Lb (Io - ibp(b)(t6) )
ter = t6 + Vd . (3.71)
For ter ~ t < h:
Equations 3.64 and 3.65 describe the constant bus inductor currents.
Cases 1 and 2
For the whole period equations 3.64 and 3.6~ describe the bus inductor currents.
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Figure 3.15: Auxiliary discharge circuit with the equivalent circuit used for loss calculations.
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Figure 3.16: Simulation results illustrating the capacitor discharge cycle.
3.5.3 Snubber capacitor discharge
The collector-emitter voltage of the auxiliary switch during the start of capacitor discharge is
described by
(3.72)
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Cases at Vinit = VCrp(max) - !f
main IGBT with VCrp(max) as defined
turn-off. in equation:
1 3.36
2 3.56
3 3.59
Table 3.5: Definition of Vinit for the three cases that occur at main IGBT turn-off.
with Vinit the difference between the peak voltage overshoot on the snubber capacitor during the
main IGBT turn-off and half the bus voltage. In Table 3.5 the expressions for Vinit is given for
the three different cases that occur at main IGBT turn-off. Ba Vinit is once again the knee-point
voltage, tlva is the voltage fall duration and ttva is the voltage tail duration. In Figure 3.15
the auxiliary discharge circuit and the equivalent circuit used for loss calculations are shown.
Although the auxiliary switch is shown as an IGBT in series with a blocking diode, the model
is completely general and can be used for any other suitable power electronic device. However,
it is assumed that the turn-on time of the auxiliary switches are always shorter that the time
necessary to discharge the snubber capacitor. Only one case is therefore considered. In Figure
3.16 simulation results illustrating the capacitor discharge cycle are shown. Also indicated in
Figure 3.16 are time instances defined in Table 3.2 that are relevant to the discharge cycle.
t7::; t < ts (ts = t7 + tlva)
The collector-emitter voltage of Srp is given in equation 3.72. The current in inductor
Lrp and the snubber capacitor voltage and current are given by
Zrp(a) = -iCrp(g) = Cl4 cos W2 (t - t7) + Cl5
= Cl lt iCrp(g) (r) dr + VCrp(max)
r t-r
(
C15W2 (t - t7) + Cl4 sin W2 (t - t7 )) V;
- C + Crp(max)
rW2
(3.73)
VCrp(g)
(3.74)
with
Cr (Vcrp(max) - ~) (1 - Ba)
Cl5 = -C14 = ---'-------=-..!...._---
tlva
(3.75)
and W2 as defined in section 3.2. The expression for VCrp(max) will depend on the case
that occurred at main IGBT turn-off (see Table 3.5).
ts ::; t < tg (tg = ts + ttva)
The éollector-emitter voltage of Srp is also given in equation 3.72. The current in Lrp and
the snubber capacitor voltage and current are given by
(3.76)
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VCrp(h) = Cl lt iCrp(h) (r) dr + VCrp(g}(ts)
r ts
1
-C (Cl7 (COSW2 (t - ts) - 1) - Cl6 sinw2 (t - ts)-
rW2
CISW2 (t - ts)) + VCrp(g) (ts) (3.77)
with
Cl6 Cl4 cos W2 (ts - t7) + Cl5 - CIS (3.78)
Cl7 -C14 sin W2 (ts - t7) (3.79)
CIS =
BaCr (Vcrp(max) - *)
(3.80)
ttva
tg < t < tlO
At tlO VCrp reaches zero and Drp clamps it to that value. The expressions for the relevant
voltages and currents before this event are
Zrp(c) -iCrp(k) = Cl9 cos W2 (t - tg) + C20 sin W2 (t - tg)
1 lt-c iCrp(k) (r) dr + VCrp(h) (tg)
r tg
c2o(l-coSW2(t-t9))+cI9sinw2(t-t9) ()- c + VCrp(h} tg
rW2
(3.81)
(3.82)VCrp(k)
(3.83)
with
Cl6 cos W2 (tg - ts) + Cl7 sin W2 (tg - ts) + CIS
-C16 sin W2 (tg - ts) + Cl7 cos W2 (tg - ts) .
(3.84)
(3.85)
The expression for time instant tlO is
arctan (al, a2)
t 10 = tg + -----'-----'-
W2
(3.86)
with
± ~O (erg - Vbrp(h)(t9)C;w? + 2C20VCrp(h) (tg)CrW2)~~------~-~--------+cIg + C~o
VCrp(h)(tg)CrW2CI9 - Cl9C20
Crg + ~O
1_ VCrp(h)(tg)CrW2 + Cigal
C20 C20
(3.87)"
(3.88)
and arctantc., a2) defined as
(3.89)
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tID < t < tll
At tll the current in Lrp reaches zero and this marks the end of the capacitor discharge
cycle. The current in Lrp for this final part of the discharge cycle is described by
(3.90)
Time instant tll can be expressed as
(3.91)
tll < t < t12
After tll the resonant cycle is completed. The full load current is carried by Cp and Lbp
and all the various currents and voltage levels in the circuit remains constant until the
next switching cycle starts at t12. The constant values are
2rp 0
2bp = 10
VCrp o.
(3.92)
(3.93)
(3.94)
3.6 Optimal snubber design procedure
In the previous section analytical expressions were derived to describe the losses in the snubber
components and the switching losses in the main IGBTs. These expressions will be used in
this section as the basis of an optimisation algorithm. In '[55} this design optimisation of the
combined snubber topology was also reported. The aim of the optimisation algorithm is to
determine snubber component values that will result is the lowest overall losses in an inverter
fitted with the combined snubber. Before the optimisation can be done, certain parameters
must be decided upon. They are:
1. The blanking time.
The minimum blanking time in a converter is determined by the switching behaviour of
the main devices. It is usually chosen to be as small as possible to limit non-linearity in the
control of the inverter. In an inverter fitted with the combined snubber, the blanking time
will also determine the magnitude of the load current where snubber operation is ceased.
The blanking time is therefore also a parameter that can be varied in an optimisation
process to achieve lower losses. Due to the relatively small effect of such a variation and
the extra complexity introduced by a fourth optimisation parameter, it is suggested that
tb should be kept fixed at a value indicated by device data sheets.
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Figure 3.17: Cross-section of ferrite core winding area.
2. Switching frequency and the maximum duty cycle.
The switching frequency and maximum duty cycle will determine the actual time available
for the snubber capacitor discharge cycle. It will therefore also influence the peak current
rating of the auxiliary switches and will place upper bounds on the snubber capacitor and
resonant inductor values. The switching frequency and maximum duty cycle are usually
determined by external factors like filter size and de bus voltage.
3. Maximum voltage overshoot and peak current ratings.
Before optimisation a decision has to be made regarding the maximum allowable voltage
overshoot on the main IGBTs and the peak current rating of the auxiliary switches. The
maximum allowable voltage overshoot will depend on the ratings of the main devices
and the desired de bus voltage. Similar to a normal hard-switching inverter, a maximum
voltage overshoot of.!f can usually be tolerated. The peak current rating of the auxiliary
switches is typically chosen to be Io(~"",). For an inverter with smaller is and Dmax an
even lower rating will be suitable.
4. ESR of snubber components as function of their value.
In order to implement the optimisation algorithm, an estimate of the ESR for the capacitor
and inductors as function of their values should be calculated. These relationships will.
be developed in the following paragraphs.
In Figure 3.17 a view of a general winding area for a magnetic core is shown. The use of
such a core, made of high-frequency magnetic materials like ferrite, will minimise the size
of the inductors and limit the stray fields. Consider now the integration path shown in
Figure 3.17. Ampere's integral law applied to this contour for the electroqausistatic case
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gives
i» .ds
Hcarele + 2Hgapg
f J·da
Ni
(3.95)
(3.96)
with
Beare Bgap ( )Heare = -- and Hgap = -- 3.97
~o~r ~o
and le the total length of the integration path inside the ferrite core. If it is assumed that
the typical air gap size will be much smaller than the dimensions of the core, the effect
of spray fields at the air gap can be ignored. It is therefore assumed that Beare = Bgap.
This simplification results in
B (le )N=-. -+2g .
~02 Ur
(3.98)
In soft ferrite data books (see for instance [62}, p. 117) a parameter AI is usually defined
in order to express the inductance as
L (3.99)
(3.100)
and where a and b are parameters dependent on the ferrite material and the core shape.
If the air gap width g in equation 3.100 is replaced with the expression for g obtained
from equation 3.98, a new expression for the inductance is obtained as
A bL = N2a (N,:oi _ ~)
2B 2~r
(3.101)
where Ê and i indicate the peak allowable flux density and maximum current in the
inductor respectively. If a copper fill factor of k fe is assumed for the winding area, it can
be seen from Figure 3.17 that the copper area per winding will be
A . _ (l + g)wkfeWlre - N . (3.102)
By assuming the use of Litz wire and ignoring the proximity effect, the ESR for the
inductor can therefore be expressed as
R _ Nlwire _ Peulwire
N2
-Peu---
Awire kfe (l + g) w'
where Pcu is the resistivity of copper. For each inductance value that is considered in the
(3.103)
optimisation process the number of turns necessary is calculated with equation 3.101 and
the ESR is then calculated with equation 3.103.
To establish a relationship between the value and the ESR of the snubber capacitor,
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 3. COMBINED TURN-ON AND TURN-OFF SNUBBER 56
Parameter Symbol Value
Collector-Emitter Voltage VeES 1200 V
Collector Current te 200 A
Peak Collector Current ice 400 A
Supply Voltage Vee 900 V
Collector Dissipation Pe 1140 W
Collector Turn-on Time te(on) 400 ns
Collector Turn-off Time te(off) 600 ns
Table 3.6: Parameters for Powerex PM200DSA120 integrated IGBT module.
it is assumed in the optimisation process that the optimal snubber capacitor can be
implemented with smaller capacitors in parallel. The reason for the assumption is that
good-quality, high-voltage polymer capacitors are not readily available in values high
enough to implement the snubber capacitors with only a single capacitor. The ESR of
the snubber capacitors are therefore expressed as
R = kRCrCr . (3.104)
The core losses are estimated using data sheet values at the resonant frequencies of the
relevant snubber components.
The optimisation algorithm calculates the total losses over a fundamental modulation period for
various values of Cr, Lb and Lr. For periods in the fundamental cycle with snubber operation
the expressions derived in the previous section are used. For periods of small output current
when the snubber is not operational, the turn-off switching losses in the main devices can
be estimated with data sheet values. Extra losses proportional to the bus inductors, however,
should be added for this hard-switching case due to the increase in turn-off losses with higher bus
inductance. Every combination of snubber components is checked against the maximum voltage
overshoot, maximum discharge time and peak current rating of auxiliary switches constraints
to ensure that the specific combination is valid. The minimum value in the three-dimensional
matrix constructed in this process is then chosen and the corresponding snubber component
values are then the optimal combination.
3.7 Design of an experimental inverter
The optimisation procedure developed in the previous section will now be used to design a
combined snubber for a 20 kVA single-phase inverter. After construction of this soft-switching
inverter, it will be used to verify theoretical models and to investigate the effect of parasitic
components and other non-idealities.
The inverter will be designed around 1200 V, 200 A main IGBTs as found in the POWEREX
PM200DSA120 IPM. The basic parameters of this module are shown in Table 3.6 and the
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System Parameters
DC Bus Voltage Vd 600 V
Peak Output Current Io(max) 180 A
Switching Frequency is 7.5 kHz
Blanking Time tb 8 J.LS
Maximum Duty Cycle ti.: 0.85
Maximum Voltage Overshoot 240 V
Main IGBT Module (PM200DSA120)
Current Fall Time tfim 250 ns
Current Tail Time ttim 500 ns
Tail Current Ratio Am 0.2
Voltage Fall Time t/vm 180 ns
Voltage Tail Time ttvm 180 ns
Tail Voltage Ratio Bm 0.37
Auxiliary IGBT (lMBH60D-090A)
Voltage Fall Time t/va 17 ns
Voltage Tail Time ttva 40 ns
Tail Voltage Ratio Ba 0.06
On-State Resistance RSr 17 mn
On-State Voltage Von(Sr) 1.5 V
Peak Current Ir(max) 60 A
Auxiliary Diode (DSEI60)
On-State Resistance RDSr 8.3 mn
On-State Voltage Von(Dsr), 1.75 V
Snubber Diode (SKR48F12)
On-State Resistance RDr 22 mn
On-State Voltage Von(Dr2_ 1.2 V
Snubber Capacitor (Acrotronics R73)
Capacitance Cr 5 X 33 nF
ESR 'Coefficient kRCr 16.5xlO-12 nF
Bleeding Resistor 90 kn
Resonant Inductor (P30 3F3 Core)
Inductance Lr 12 J.LH
Copper Resistance RLr 5.6 mn
Bus Inductor (P30 3F3 Core)
Inductance Lb 135 nH
Copper Resistance RLb 60,4 J.Ln
Table 3.7: Parameters for the experimental inverter.
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switching characteristics of the IGBTs are listed in Table 3.7. The parameters describing
the turn-off behaviour were obtained from [58] and the turn-on parameters were measured
after the construction of the inverter. The bus-bar structure and water-cooled heatsink used
for the inverter fitted with the turn-off snubber were also used in this case. However, slight
modifications were necessary to accommodate the differences in the topologies.
Before design optimisation can proceed, an initial selection of snubber components and
inverter operating conditions has to be made. These choices, which can also be seen in Table
3.7 where the optimisation and inverter parameters are summarised, will now be discussed.
1. Inverter operating conditions. Due to the experimental nature of the topology, it is
important to have large safety margins. Therefore, although 1200 V main IGBTs were
used, a bus voltage of 600 V was chosen. The expected losses in the main IGBTs are also
only given at Vd = 600 V in [60]. Comparisons between measured and expected losses are
therefore simplified by this choice. The maximum allowable voltage overshoot was set at
O.4Vd = 240 V.
The maximum output current was chosen 20 A lower than the peak IGBT current to
allow for current ripple. A relatively small air-core inductor was constructed and used
as a load. With a modulation frequency of 100 Hz a maximum duty cycle of 0.85 was
necessary to obtain the desired output current level. The relatively low duty cycle ensures
that sufficient snubber capacitor discharge time is available for a wide range of Cr and
Lr values. The larger than necessary blanking time of 8 J.LS was a constrain of the TMS
320C50 DSP-based controller.
2. Auxiliary switches. The auxiliary switches were implemented as an IGBT in series
with a blocking diode. This ensures fast turn-on times and rapid turn-off under fault
current conditions. The 1MBH60D-090A IGBT from Fuji, together with the DSEI60
diode from IXYS, were used. The IGBT has a voltage rating of 900 Vand a continuous
current rating of 60 A. The diode is a 1200 V, 52 A device. The on-state voltage and
resistance of the IGBT and diode shown in Table 3.7 were derived from Vee - ie graphs
or directly obtained from data sheets. The parameters describing the turn-on waveforms
were measured when the device was used as an auxiliary switch in the experimental turn-
off snubber. A peak allowable current in the auxiliary switch was chosen as 60 A, which·
is a third of the maximum output current. This is considerably less than the peak current
capabilities of the specific IGBT and diode.
3. Snubber capacitors. The R73 KP series film-foil polypropylene capacitors from Ar-
cotronics were selected as snubbers capacitors. The choice is based on the availability, the
low cost and the high peak current rating of these capacitors. At the desired voltage level
the highest capacitor value obtainable was 33 nFo The snubber capacitors will therefore
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be implemented with a number of these components in parallel. The maximum ~~ for
this specific capacitor is given as 11 kV.J.LS-l. This implies a peak current of 363 A per
capacitor, which is more that sufficient to handle the maximum output current.
The dissipation factor of a capacitor is strongly dependent on the operating temperature
and frequency. The resonance frequency of the bus inductors and snubber capacitors will
be typically an order of magnitude higher that the resonance frequency of the snubber
capacitor and the discharge inductors. Capacitor ESR estimation is therefore extremely
difficult. As a worst case, the dissipation factor at 1 MHz is used. This corresponds to
an ESR of approximately 500 J.LO and a kRCr of 16.5x10-12 OF.
The need for bleeding resistors, the values of which are shown III Table 3.7, will be
explained in section 3.8.2.
4. Snubber diodes. The SEMIKRON SKR48F12 was selected as snubber diode. This
1200 V device has high peak current capabilities and showed good reverse recovery char-
acteristics when it was used in the experimental turn-off snubber. The on-state voltage
and ESR values of the diode shown in Table 3.7 were obtained directly from data sheets.
5. Resonant discharge and bus inductors. For both the bus and resonant discharge
inductors a P30/19 ferrite core was used to minimise size and to limit stray fields. The
Philips 3F3 material was used for both cases due its availability and good performance
factor at high frequencies ([61], p. 39). To prevent saturation, a peak flux density Ê of 300
mT was allowed in the core. A relatively low copper fill factor of 0.3 was assumed. This
makes provision for sufficient voltage isolation between the closely spaced windings of the
inductors. For this core shape, specific ferrite material and copper fill factor equations
3.98, 3.101 and 3.103 can be rewritten as
9 (2X10~67rNZ -11,3X10-6) (3.105)
L 0.368 x 10-9 N2 g-0.898 (3.106)
R
7x10-7N2
(3.107)=
(11 x 10-3 + g)'
During optimisation the estimates of core losses, as a function of snubber component
value, were also taken into account. To facilitate the large frequency range found during
the optimisation process, the loss estimates were based on extrapolation of data sheet
values.
In Figure 3.18 the selected snubber components and main IGBT module are shown. The
optimisation procedure developed in the previous section makes provision for at least three
parameters that can be varied to determine the optimal snubber components. They are Cr, Lb
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Figure 3.18: Main IGBT and snubber components used in the experimental combined snubber
inverter.
and Lr. Such a three-dimensional optimisation procedure suggest that the lowest losses in the
experimental inverter will occur at a very large value of Lr (approximately 18 J..LH). However,
due to thermal constrains, this value cannot be implemented with the selected core. The highest
practical inductance value achievable with the P30 core, at the specific current requirements, is
about 12 J..LH. Lr was therefore chosen equal to this value and the optimisation process repeated
with only Lb and Cr as parameters.
The results of the optimisation procedure are shown in Figure 3.19. Main IGBT turn-off
losses, main IGBT turn-on losses and the losses in the snubber components are shown in Figure
3.19a, band c respectively. The combination of total switching losses in the main IGBTs
and total losses in the snubber components are shown in Figure 3.19d. As seen in Figure
3.19a, variation of Cr directly influences the turn-off losses, while variation of Lb in Figure
3.19b has a major influence on the turn-on losses. In Figure 3.19d the flat dark blue areas
correspond to combinations that result in excessive voltage overshoot, auxiliary switch current
or snubber capacitor discharge time. The optimal snubber component values are Lb = 135 nH
and Cr = 150 nl", The total predicted losses with these component values are only about 1%
higher that the lowest losses predicted when the three-dimensional optimisation process was
used. In Table 3.8 a summary of the losses in the different components is given.
The snubber capacitor was implemented as five 33 nF capacitors in parallel, resulting in a
total capacitance of 165 nFo For the bus inductors equations 3.105-3.107 give values of N = 1,
g = 0.58 mm and RLb = 60, 4 J..Ln. For the resonant discharge inductors these parameters are
N = 10, g = 1.5 mm and RLr = 5,6mn.
In Figures 3.20 and 3.21 the constructed snubber is shown. The snubber components were
divided into two groups and placed on two separate PCBs. In Figure 3.20 the top snubber
board, containing the auxiliary switches, the drivers with their isolated power supplies and
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Figure 3.19: Optimisation results for experimental inverter (Lr = 12J1,H): (a) Main IGBT
turn-off losses; (b) Main IGBT turn-on losses; (c) Losses in auxiliary switches and passive
snubber components; (d) Total losses.
Total Main IGBT Turn-on Loss
Total Main IGBT Turn-off Loss
Snubber Diode Loss
Snubber Capacitor Loss
Resonant Inductor Loss
Auxiliary Switch Loss
Auxiliary Diode Loss
Bus Inductor Loss
34 W
14 W
3.2 W
13mW
240mW
2.2 W
2.2 W
1.2 W
Table 3.8: Summary of theoretical losses in the experimental inverter over a fundamental
modulation cycle.
the auxiliary switch control circuitry, is shown. Two versions were constructed. In Figure
3.20a the first version is shown with basic logic gates for controlling the auxiliary switches.
Only discontinuous snubber operation was achievable with this version. In Figure 3.20b the
second version is shown with an Altera EPLD as controller. This device provides programming
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Opto-Couplers
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Current Reference
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(b)
Figure 3.20: Constructed top snubber PCBs: (a) First version; (b) Second version.
MainIGBT
Connections
Snubber
Capacitors
Bleeding
Resistors
Snubber
Diodes
Resonant
Inductors
Figure 3.21: Constructed bottom snubber PCB.
versatility that allow for more options in auxiliary switch control. In Figure 3.21 the bottom
snubber board with the snubber capacitors, snubber diodes and resonant inductors is shown.
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Figure 3.22: (a) DSP-based controller with EPLD protection interface and (b) experimental
inverter inside wooden container.
3.8 Experimental results
In this section waveforms obtained from the experimental inverter will be compared to theo-
retical models. Three different cycles, namely main IGBT turn-off, main IGBT turn-on and
snubber capacitor discharge will be discussed. Efficiency measurements will also be compared
to results obtained from the optimisation procedure. All the experimental results were obtained
with a large inductive load and normal open-loop PWM operation.
In Figure 3.22a the TMS 320C50 DSP-based PWM controller is shown. This processor was
used to generate the appropriate PWM signals that were then sent, via fibre optic link, to
the main IGBTs and auxiliary switch controllers. An additional EPLD stage is also used for
fast error signal processing. The complete experimental inverter is shown in Figure 3.22b. A
wooden container, to facilitate calorimetric loss measurement, was again used.
3.8.1 Main IGBT turn-off cycle
In this section measured waveforms obtained from the experimental inverter at the turn-off
instant of a current carrying main IGBT will be discussed and compared to predictions by
theoretical models. To obtain accurate waveform predictions it is essential to use theoretical
models that include secondary effects like parasitic components and diode reverse recovery. An
analysis of the snubber circuit at turn-off, taking these effects into account, will therefore firstly
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Figure 3.23: Complete snubber circuit as used in the detailed analysis of the main IGBT turn-off
cycle.
be performed. In this detailed analysis tail-forming switching behaviour for the main IGBTs,
as described in equation 3.17, is again assumed.
Figure 3.23 shows the complete snubber circuit that comes into play at the main IGBT
turn-off cycle (large positive output current is assumed). The following parasitic components
are included:
1. The parasitic inductance Lbpp and resistance Rbpp of the positive rail bus-bar.
2. The parasitic inductance Lbnp and resistance Rbnp of the negative rail bus-bar.
3. The parasitic inductance Lmp and resistance limp between the pole and positive rail
connections of the.main IGBT module.
4. The parasitic inductance Lmn and resistance limn between the pole and negative rail
connections of the main IGBT module.
5. The parasitic inductance Lspp and resistance Rspp of the turn-off snubber loop.
6. The ESR of the bus inductors (RLbp and RLbn) and the snubber capacitor Rcrp.
7. The ESR of diode D; and Drp (RDn and RDrp) are not shown in Figure 3.23. They are,
however, also taken into account during certain periods of operation. In Figure 3.25 the
diode model during different stages is illustrated.
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Figure 3.24: Typical reverse recovery behaviour of a power diode.
To simplify the analysis of the circuit, parasitic components are combined as follows:
Lp = Lbpp +u;
Ln te; +u.
u; = RLbp + Rbpp
s; RLbn + Rbnp
Rs RCrp + RDrp + Rspp.
It is also further assumed that the parasitic components of the positive and negative rail bus-
bars are equal. This assumption leads to the following definitions:
Rb=!lp=Rn
Lb = Lp = Ln·
(3.108)
(3.109)
The reverse recovery behaviour of diode Drp is also included in the analysis of the snubber
circuit, but the forward recovery of Dn is neglected. Typical reverse recovery behaviour of a
power diode is shown in Figure 3.24 [56]. Initially the diode carries a forward current of IF
and there is a on-state voltage drop Von across it. At turn-off the current starts to decrease at
a rate determined by the external circuitry. The time it takes to reach zero current is shown
in Figure 3.24 as t«. In period tIJ the voltage across the device remains essentially the same as
the current in the device becomes negative. This reverse current will continue to grow for as
long as it takes for the excess carriers to be swept out. At the end of this interval the reverse
recovery current will reach its peak value of Irr. During the last stage of turn-off the current will
decrease to zero and after a large initial reverse voltage overshoot of v;.T) the reverse blocking
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voltage VR will be reached. In power diode data sheets the reverse recovery time (trr = tp + t-y)
and L; are commonly given as function of ~.
From Figure 3.24 it is clear that the reverse recovery behaviour of a diode can be accurately
described by ~, trr and L; if ~ is constant. These parameters are, however, not sufficient
to describe the reverse recovery of Drp, because ~ is not constant for this diode. Although
for most of the cases the current in Drp during interval to and tp can be reasonably well
approximated with linear curves, different parameters were used to model the reverse recovery.
These parameters are the total recovery charge Qrr and the so called "snappiness" S of the
diode. The reverse recovery model that is used in the analysis can be summarised as follows:
1. The diode is modeled as an on-state voltage VDrp(on) and ESR RDrp during forward current
conduction and intervals to and tp.
2. At the end of period to the value of ~ is determined. From the data sheets of the power
diode estimates of L; and trr for this specific ~ are obtained.
3. The total reverse recovery charge Qrr, S and the charge that should be depleted during
interval tp are then calculated with the following expressions:
Qrr
Irrtrr (3.110)
2
S = Crr) diR _ 1 (3.111)t; dt
a; Qrr (3.112)= S+l'
4. The charge depletion is integrated from the beginning of interval tp and compared to Qtfj'
Interval t-y starts when this charge quantity is reached. At the end of interval tp the true
value of L; can also be obtained.
5. The diode current during the last interval t-y is not determined by external circuitry as in
the previous intervals, but modeled as a linear current source. A diode output capacitance
CDrp, in parallel with the current source idrr, is also included in the model during this
interval. In Figure 3.25 the diode model during different intervals is summarised. The
duration of the last interval can be calculated from the knowledge of the duration of
interval tp and S. The true value of trr can now also be calculated.
For the detailed analysis the turn-off process will be divided into three stages. These stages
will now be treated separately. Time is defined as t = 0 at the start of the t fim phase in iC(Gp)'
The definitions of time instances shown in Table 3.2 are still valid.
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ldrr
Figure 3.25: Diode model used for detailed analysis.
Stage 1: 0 ~ t < tvr
67
At tvr Vo reaches -.!f and D; turns on. As in section 3.5.1, it is assumed that tI ~ tvr < tb·
This implies that the collector current of Cp can be in any of its three phases during this
stage (see Figure 3.10 and equation 3.17). The expressions for the pole and the ideal
snubber capacitor voltages (as defined in Figure 3.23) during these phases are:
o ~ t < tI (tl = tfim)
10 (1 - Am) t2
VCrp(a) =
Vo(a) =
VCrp(c)
Vo(c)
(3.113)
(3.114)
(3.115)
(3.116)
(3.117)
(3.118)
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Stage 2: tvr ~ t < tcz + tIJ
After time instance tvr diode Dn becomes forward biased and a period of resonance starts
in the snubber circuit. At tcz the snubber capacitor current reaches zero and after the
reverse recovery of Drp resonance stops. During this period the circuit can be described
by
(3.119)
with
f3
2Rb+ R, + Rmn + RDn
2Lb + Lrpp + Lmn·
(3.120)
(3.121)
The solution of ibp can be expressed as
(3.122)
with
(3.123)
The constants Cl, C2, A and B are dependent on the initial conditions and the status
of the collector current in Gp• The expressions for these constants during the different
phases in collector current are:
tI < t < t2
A -Amlo
ttim
loAm (t2 + Cr (2Rb+ Rmn + RDn))
(3.124)
B (3.125)
A = B=O (3.126)
The expressions for Cl and C2 for both phases are
i~(ti) + m2 (tiA + B - ibp(ti)) - A
(ml - m2) emIt;
i~(ti) + ml (tiA + B - ibp(ti)) - A
(3.127)
(3.128)
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were ti denotes the initial time. The pole voltage Vo during stage 2 can be expressed as
Vd . dilJp-"2 + (zIJp - lo) (Rb + Rmn + RDn) +Tt (Lb + Lmn) - VDn(on)' (3.129)
Stage 3: tcz + t{3 ~ t < tcz + trr
During stage 3 diode Drp is modeled as a linear current source idrr in parallel with a
parasitic output capacitance CDrp (see Figure 3.25). R, is also redefined during stage 3
as R, = Rcrp + Rspp. The differential equation that describes the circuit is
The general solution to this equation is
(3.131)
with
( )
2 ( )
a Cr + CDrp
2{J {JCrC Drp
(3.132)
and the other constants again dependent on the initial conditions and the status of the
collector current in Gp. The expressions for C and D during the different phases in
collector current are:
tI < t < t2
C t.x: (1+ S) AmIo (3.133)---
St.: (Cr + CDrp) ttim
D
c.c«; (,- aC)
(3.134)
(Cr + CDrp)
with
R I A I (1 + (1+S)tbr)som rr Strr
ttim CDrp
(3.135)
(3.136)tbr
C IrrCr (1+ S)
Strr (Cr + CDrp)
CrCDr.p (,- aC)
(Cr + CDrp)
(3.137)
D (3.138)
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 3. COMBINED TURN-ON AND TURN-OFF SNUBBER 70
900
800
700
600
~ 500
>8400
'c. 300o
200
100
o
-100
0
~ a)
/ Ifilll\ (b) ...
II ~ (c) ~ (d)ti. ..
Jl 7 r iV ~
III / V ~
/If/ Y
IJV/
"~ VIF'
0.5 1.5
Time [us]
2 2.5 3
Figure 3.26: Measured waveforms during turn-off: (a) 10 = 180 A; (b) 10 = 135 A; (c) 10 = 90
A; (d) 10 = 45 A.
with
I (1+ tbr(HS»)
rr Strr
"(=- .
CDrp
The expressions for C3 and C4, for both phases, are
(3.139)
i~(ti) +m4 (tiC + D - ibp(ti)) - C
(m3 - m4) em3t,
i~(ti) +m3 (tiC + D - ibp(ti)) - C
(m4 - m3) em4t,
The pole voltage during stage 3 is also described by equation 3.129.
(3.140)
(3.141)
In Figure 3.26 measured Vee waveforms for Cp during turn-off are shown. Traces a, b, c and
d correspond to output current levels of 180, 135, 90 and 45 A respectively. The dependence of
the voltage rise time, the maximum voltage overshoot and the reverse recovery behaviour of Drp
on the magnitude of the output current is well illustrated. It can be seen that the maximum
voltage overshoot at 180 A is marginally lower than the 240 V that was allowed for in design
of the experimental inverter (see Table 3.7).
Figure 3.27 shows the comparison between the model that was used for loss calculations
(model I) and the complete model that was developed in this section (model 2). A list of
parasitic component values is given in Table 3.9. In Figure 3.27a the collector current model
and. the predicted turn-off Vee waveforms for Cp at 10 = 90 A are shown. In Figure 3.27b
the 'Output current is 10 = 180 A. There are two areas where the predicted waveforms are
substantially different. The first major difference occurs during the current fall time of i; where
model 2 predicts a higher value for Vee than model1.This can be mainly attributed to the
voltage drop across Lspp due to the rapid increase of snubber capacitor current during this
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Figure 3.27: Comparison of theoretical models during main IGBT turn-off.
period. The rate of snubber capacitor current increase during the tail time of ic is much lower
and the small effect on Vee cannot clearly be seen in Figure 3.27. The second area where the
two models differ considerably is during the resonance cycles (t > 1.3 J..lS for lo = 90 A and
t > 0.7 J..lS for lo = 180 A). The effect of damping and the reverse recovery of Drp are clearly
visible in the predicted waveform of model 2. The result is a longer resonance period compared
to the prediction by model I and a negative voltage overshoot when Drp snaps off.
The effects of parasitic components and diode reverse recovery, as illustrated by model
2, suggest that the losses calculated using model I are lower than what can be expected in a
practical system. The increased Vee of Cp during the current fall time is of particular importance,
because of the high collector current during that time. The effects of parasitic resistance and
diode reverse recovery during the resonance cycle does not come into play with the current
experimental inverter. Even with the lowest voltage rise time that occur at the maximum
output current of 180 A, the collector current is already zero before the resonant cycle starts.
Waveforms measured during the turn-off of Cp are compared to model2 in Figure 3.28. The
collector current model and the predicted and measured Vee waveforms are shown for output
currents of 45, 90, 135 and 180 A. The correlation between measured waveforms and theoretical
predictions are generally good, except for two periods where noticeable differences occur.
The first period where major differences can be seen is again during the collector current
fall time. This can be attributed to inaccuracies in the collector current model. The collector
current waveform was, however, not measured to improve the model, because of the difficulty
in obtaining accurate, high bandwidth current measurements without affecting the layout and
parasities of the circuit dramatically.
The second period where major differences occur is during the reverse recovery of diode
Drp. The resonance cycle in the practical system is shorter than predicted by the model and
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Figure 3.28: Comparisons between predicted and measured waveforms at main IGBT turn-off:
(a) lo = 45 A; (b) lo = 90 A; (c) lo = 135 A; (d) lo = 180 A.
the reverse recovery spike is smoother and damped. The discontinuous nature of the reverse
recovery spike predicted by model 2 can be attributed to the linear current source model
used during period t.; of the reverse recovery cycle. To obtain a better prediction a more
accurate current model can be used during this period. Extensive data on the reverse recovery
behaviour of power diodes, during soft-switching applications, are also not readily provided by
manufacturers and only approximate values can be obtained.
In section 3.3.1 the high peak current and high voltage overshoot problem associated with
the continuous operation strategy were discussed. Under the ideal circuit assumption of section
3.2 a maximum voltage overshoot of 600 V was predicted for the experimental inverter at
lo = 0 A, if the continuous operation strategy was used. It was, however, mentioned that the
severity of the problem might decrease in a practical converter due to parasitic resistance, stray
inductance and non-ideal switching behaviour. In Figure 3.29 measured and predicted voltages
across Crp are shown for two cases where the output current is not large enough to charge the
snubber capacitors within the blanking time and a continuous snubber operation strategy is
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Figure 3.29: Comparisons of predicted and measured waveforms at low output current under
continuous snubber control: (a) Vd = 300 V, 10 = 4 A; (b) Vd = 600 V, 10 = 10 A.
used. In Figure 3.29a Vd = 300 V, 10 = 4 A and Vd = 600 V, 10 = 10A in Figure 3.29b. Modell
was used to obtain the predicted waveforms. There are good correlations between the predicted
and measured waveforms, even though parasitic components are not included in this model.
This suggests that the maximum voltage overshoot in the experimental inverter will be close
to the value predicted by model I of 520 V.
In section 3.3.4 the possibility of using an uni-directional charge assistance operation strat-
egy for the combined snubber was discussed. Due to the complexity of the active circuit during
such a charge assistance cycle, a general analysis to prove. the concept was not done. Basic
circuit simulations were, however, performed and the strategy was tested experimentally. The
experimental results obtained are shown in Figure 3.30. The snubber capacitor voltage VCrp,
the resonant inductor current irp and the collector-emitter voltage Vee ofIGBT Cp are shown in
Figure 3.30a, c and e. The time period shown in these graphs is the blanking time that occurs
just after Gn is switched off. In Figure 3.30b, d and f the snubber capacitor voltage VCrp and
the collector-emitter voltage Vee of Cp are shown during the blanking time that occurs just after
Gp is switched off. The waveforms are shown for 10 ~ 0 A in Figure 3.30a and b, 10 ~ 18 A in
Figure 3.30c and d and 10 ~ -18 A in Figure 3.30e and f. For the experimental inverter the
boundary for unidirectional charge assistance was set at 10 = 18 A; therefore the best and the
worst cases are covered in Figure 3.30 .
. At negligible output current the discharging (Figure 3.30a) and charging (Figure 3.30b) of
Crp are effective. In Figure 3.30b Vee drifts slightly after Crp has reached Vd. This is due to
a very small negative output current. As a result of propagation delays in the control and
internal circuitry of the IPM, the response of the auxiliary switches to control signals are about
a microsecond faster that of the main IGBTs. The· effect of this can be clearly seen in Figure
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Figure 3.30: Experimental results obtained with uni-directional charge assistance.
3.30a, c and e. For instance, in Figure 3.30a it is expected that the discharge of Crp should
stalt immediately when the current in Lrp grows. The snubber capacitor voltage is, however,
clamped to the bus voltage for just over a microsecond. Only after switch Gn switches off,
the capacitor starts to discharge. The mismatch in the propagation delays of the main and
auxiliary switches therefore causes a boost period in irp. This boost in inductor current will
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Figure 3.31: Complete snubber circuit as used in detailed analysis of the main IGBT turn-on
cycle.
help to ensure complete pole voltage transitions under a wider output current range.
In Figure 3.30c the inductor current boost stage can again be seen. The boost current
ensures that Crp are completely discharged at 5 JiS, even though lo = 18 A is the worst case for
the discharge of Crp. Ideally Cp should be switched on at this time instant when the voltage
across it is zero. If a voltage monitoring system and the ability to dynamically adjust the
blanking time is not implemented, the capacitor will start to charge again as soon as irp drops
below 18 A. The voltage across the capacitor will continue to grow until switch Cp is switched
on. In Figure 3.30c this growth in verp can clearly be seen. At around 9 JiS verp is even high
enough to start a second resonant cycle with Lrp, as seen in the irp waveform. After Cp is
switched on the resonance continue and verp has a final value of about 180 V. Although this
non-zero value is not detrimental to the system, the effectiveness of the snubber during the
next turn-off cycle is reduced. As can be expected, no problems are encountered to charge erp
again after Cn is switched off, as indicated by Figure 3.30d. The non-zero value of verp and
the resulting rapid increase in Vee at the start of the cycle can also be seen in this graph.
The effective discharging of erp at lo = -18 A is shown in Figure 3.30e and the charging of
erp at lo = -18 A is shown in Figure 3.30f. It can be seen that erp is not fully charged during
the resonant cycle. It has an value of approximately 580 V before Vee start to drift back again
at around 6 JiS. When Cp is switched on, erp is forced to charge completely. This will lead to
slightly more turn-on losses in Cp.
3.8.2 Main IGBT turn-on cycle
In. this section measured waveforms obtained from the experimental inverter at the turn-on
instant of a main IGBT will be discussed and compared to predictions by theoretical models.
An analysis of the snubber circuit at turn-on, taking the parasitic components and the reverse
recovery behaviour of the free-wheeling diode into account, will also be performed.
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Figure 3.31 shows the complete snubber circuit that comes into play at main IGBT turn-on
(large positive output current is assumed). In the analysis tail-forming switching behaviour
for Cp at turn-on is again assumed. This model was described in equation 3.60. After Cp is
completely on, the device is modeled with an on-state voltage VGp(on) and an ESR RGp. The
model used for Dn is the same as described in. the previous section (see Figure 3.25) with on-
state voltage VVn{on), ESR RVn and parasitic output capacitance CVn. All parasitic components
that are included in the circuit were described in the previous section. However, new definitions
for the lumped components are used. They are:
Lp LlJpp + LIJp+ Lmp
Ln Limp + Lim + Lmn
u; RLbp + Rbpp + Rmp
u; = RLIm + Rlmp + Rmn.
The definitions for Rb and Li; as shown in equation 3.108 and 3.109, are still valid. For the
detailed analysis of the turn-on process, it will be divided into two stages. These stages will
now be treated separately. Time is defined as t = 0 at the start of the t fvm phase of vce(Gp).
Stage 1: 0 ::; t < tcz + tp
At tcz is« reaches zero. During this first stage the current shifts to Cp and the collector-
emitter voltage of this IGBT can be in any of its three phases (see Figure 3.10 and
equation 3.60). The circuit can be described by
dilJp (~). _ Vd + VVn(on) + lo (Rb + RvJ - vce(Gp)
dt + f3 zbp - f3 . (3.142)
with
f3 = 2Lb
Q = 2Rb + RVn for t::; (tfvm + ttvm)
Q = 2Rb + RVn + RGp for t » (tfvm + ttvm) .
(3.143)
(3.144)
(3.145)
The general solution for ilJp is
(3.146)
The expressions for A and B during the different phases of vce(Gp) are:
0::; t < tI (tl = tfvm)
A (3.147)
Qtfvm
B = VVn{on) - 2ALb
Q
(3.148)
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A (3.149)
adtvrn
VDn(on) - 2ALb + (Vd +10 (Rb + RDJ) (1 - Brn (1 + ~;::))
B = (3.150)
A = 0
B = Vd + VDn(on) - Ve,,(on) + 10 (Rb + RDn)
0:
(3.151)
(3.152)
The constant Cl can be expressed as
(3.153)
Stage 2: tez + tp ~ t < tez + trr
During stage 2 Dn is modeled as a linear current source idrr in parallel with a parasitic
output capacitance CDn. The differential equation that describes the circuit is
(3.154)
with
f3 = 2Lb
0: = 2Rb for t ~ (t/vrn + ttvrn)
0: = 2Rb + Rep for t » (t/vrn + ttvrn).
(3.155)
(3.156)
(3.157)
The general solution of ibp is in the form of
(3.158)
with
(3.159)
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The constants for the different phases in vee(Gp) are:
o ~ t < tI (tl = tfvm)
D = CDn (Vd + lo (Rb + RDn)) (1 - Bm) + I + I _ C (2C R + t ) (3.160)
t . 0 TT Dn b brfvm
D = CDnBm(Vd+lo(Rb+RDn)) I I -C(2C Rt)t + 0 + TT Dn b + brfvm (3.161)
D (3.162)
For all three phases in the vee(Gp) waveform the constants C, C2 and C3 can be expressed
as
C ITT
t"(
i~(ti) + m3 (Gii + D - ibp(li)) - G
(m2 - m3) em2ti
i~(ti) + m2 (Gii + D - ibp(li)) - G
(m3 - m2) em:iti
(3.163)
(3.164)
(3.165)
Figure 3.32 shows the comparison between the model that was used for loss calculations
(model I) and the complete model that was developed in this section (model 2). A list of
parasitic component values is given in Table 3.9. In Figure 3.32a the collector-emitter voltage
Vee and the predicted turn-on ic waveforms for Cp at lo = 90 A are shown. In Figure 3.32b the
output current is lo = 180 A. For ic < lo the difference between the ie waveforms predicted
by model I and 2 are negligible. This implies that the effect of parasitic resistance and stray
inductance during the turn-on cycle is very small. However, when ie becomes equal or bigger
that la, a significant difference between the models is observed. Modell, not taking the reverse
recovery of Dn into account, keeps the collector current constant and equals to lo once it has
reached that value. However, the collector current continues to grow according to model 2 in
order to supply the reverse recovery current of Dn. The bus inductors will also try to maintain
the reverse recovery current even after Dn is completely off.
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Figure 3.32: Comparison of theoretical models during main IGBT turn-on: (a) lo = 90A; (b)
lo = 180A.
It is clear that the reverse recovery of D'; will lead to higher turn-on losses than predicted
by model I. In the experimental inverter the extra collector current predicted by model 2 will
always, independent of the magnitude of lo, occur during a stage were Vee is still bigger than
its on-state value. Unlike the turn-off cycle, parasitic components do not influence the turn-on
losses significantly.
Measured waveforms during the turn-on of Gp are compared to theoretical models in Figure
3.33. The tail-forming turn-on model for Vee is compared to measured Vee waveforms and the
predicted ie waveforms are compared to measured ie waveforms. These comparisons are done
at output currents levels of 45, 90, 135 and 180 A. It should pe noted that the collector current
shown was not measured directly. An estimate of the collector current waveform was obtained
by integrating the voltage across Lbp. Given this inaccurate method of current measurement,
the correlation between the measured ie waveforms and the predicted waveforms are acceptable.
The model provides a good estimate of the peak collector current that will occur in a specific
case.
In Figure 3.33 it can be seen that the tail-forming Vee model fits the measured Vee waveforms
fairly accurately. The period where the largest differences occur is during the Vee tail period
(around 300-350 ns), especially at higher output current levels. The Vee waveforms show clear
"tail bumps" that are discussed in [23], [26] and [30]. It was stated in section 3.5 that the
linear tail-forming switching model is a first order approach and that it is chosen due to the
complexities involved in predicting the switching behaviour under soft-switching condition. It
should be noted that the tfvm, ttvm and Bm parameters were adjusted for every output current
level to optimise the correlation between the model and the measured waveforms. To improve
the accuracy of the optimisation procedure, the dependence of these parameters on the output
currents should be incorporated into the optimisation procedure.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 3. COMBINED TURN-ON AND TURN-OFF SNUBBER
700
~ 400
>8300,
C!J~ 200
I~ -ce: Measured
V \
~'Q: Model
v,
~
"'"~.
./v- N,
/
-+-ie: Measured
~'e:IModeI12
600
500
100
o
o 50 100 150 200 250 300 350
Time [ns]
(a)
700
"'" I I~ v",: Measured ~- -~v, : Model .,/~.:j Lie: Measured
r-,V ie:ModeI2-
.V ...._____-~
V
,....,..
~ ~
600
500
~ 400
} 300
100
o
o 50 100 150 200 250 300 350 400
Time [ns]
(c)
80
350 700
300 600
250 500
200 _ 400
~ ~
150 ._" } 300, ,
100 cS (st 200
50 100
0 0
350
"- I I
~
co: Measured
v, : Model
" .-- ~:MeasuredI __,;/ i: Model2V ~ ~ ...._,:>
/
/' -,~
300
250
200
~
150 ._",
100 C!J~
50
o
o 50 100 150 200 250 300 350 400
Time [ns]
(b)
350 700
300 600
250 500
200 ~ 400
~
150 ._" >8300, ,
100 C!J~ C!J~ 200
50 100
0 0
350
1\ I I Ir~~I
~
-Vee: Measured. sured-
~V : Model :' it-i :Model2
~ /V
~ V
V 'r---._ '",./V <:r\.~....
300
250
200
150 ._",
100 C!J~
50
o
o 100 200 300 400 500
Time [ns]
(d)
Figure 3.33: Comparisons between predicted and measured waveforms during main IGBT turn-
on: (a) lo = 45A; (b) lo = 90A; (c) lo = 135A; (d) lo = 180A.
In Figure 3.34 the predicted voltage waveforms across Gp, during the reverse recovery of
Dp, are compared to measured waveforms. This is done at output current levels of -45 A, -90
A, -135 A and -180 A. Also shown in Figure 3.34 are the measured collector current of Gn and
VCrp' The reverse recovery of Dn starts as soon as ie > 1101. Depending on the magnitude of
the output current, the voltage across the diode remains essentially constant for another 50
ns before it starts to rise. This corresponds to the transition between periods t{J and t., of
the reverse recovery process as illustrated in Figure 3.24. The growth in Vee continues until it
reaches the level of vCrp' At this stage Drp becomes forward biased and Vee is clamped to VCrp'
For all the cases shown in Figure 3.34 the collector current of Gn is still considerably bigger
than the output current when Drp clamps Vee to VCrp' The result is that part of the extra energy
stored in the bus inductors will be transferred to Crp. This process will continue for the whole
negative output current cycle. Under discontinuous snubber operation Crp is never discharged
during the negative output current cycle and it is only discharged for limited periods under a
charge assistance scheme. A steady voltage rise across Crp and Crn can therefore be expected
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Figure 3.34: Comparisons between predicted and measured waveforms at the reverse recovery
of a free-wheeling diode Dn: (a) lo = -45A, (b) lo = -gOA, (c) lo = -135A, (d) lo = -180A.
during negative and positive output currents respectively. The extent of this voltage rise was
measured for the experimental inverter. It was found to be excessive and could have led to the
destruction of main or auxiliary devices. To limit the voltage rise 70 kD bleeding resistors were
connected across the snubber capacitors.
In Figure 3.35 VCrp and lo are shown for a complete fundamental cycle. During large
positive output current the constant charging and discharging of Crp can be seen. During
negative output current there is a voltage rise on Crp, but it is clear that the 70 kD bleeding
resistors are sufficient to limit this voltage rise to a safe level.
3.8.3 Snubber capacitor discharge cycle
In this section measured waveforms obtained from the experimental inverter during the snubber
capacitor discharge cycle will be discussed and compared to predictions by theoretical models.
A complete analysis of this discharge cycle will also be performed.
Figure 3.36 shows the circuit that comes into play during the snubber capacitor discharge
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Figure 3.35: Snubber capacitor voltage (a) and output current (b) for a fundamental modulation
period.
Srp
Figure 3.36: Complete snubber circuit as used in the detailed analysis of the snubber capacitor
discharge cycle.
cycle (large positive output current is assumed). In the analysis tail-forming switching be-
haviour for Srp at turn-on is assumed. This model was described in equation 3.72. After Srp
is completely on, the device is modeled with an on-state voltage VSTP(on) and an ESR RSrp"
Due to very low ~ experienced by Dsrp at its turn-off, the reverse recovery of the diode is
not included in the analysis. During current conduction its on-state voltage is VDsTP(on) and
its ESR is RDsTp. Due to the large value of Lrp, the effect of parasitic inductance is small and
can be neglected. Parasitic components, which have not been previously discussed, are RLrp,
the ESR of Lrp, and the parasitic resistance of the auxiliary switch and resonant inductor path
Rrpp. Definitions for lumped components that are used in the analysis are:
Rb RLbp + Rbpp
u, Rcrp + u.;
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n; s.; + Rrpp
Ra Rap +Rmp.
For the detailed analysis of the turn-on process, it will be divided into two stages. These stages
will be now be treated separately. Time is defined as t = 0 at the start of the t fva phase of
Stage 1: 0 < t < tvz
At tvz VCrp = O. Before this time the differential equation that describes the circuit
IS
_ (~) dVce(Srp)
{J dt
(3.166)
with
{J = Lbp + Lrp
Cl = Rb + R, + R; + RDSrp for t::; (t fva + ttva)
Cl = Rb +R, + R; + RDSrp + Rsrp for t » (ifva + ttva) .
(3.167)
(3.168)
(3.169)
The general solution for irp is in the form of
(3.170)
with
a (a)2 1
ml, m2 = - 2{J ± 2{J - (JC
r
'
The expression for A during the different phases in vce(Srp) is:
0::; i < tI (il = t/va)
(3.171)
A Vinit (1 - Ba) Crp
tfva
(3.172)
A =
VinitBaCrp
itva
(3.173)
A = 0 (3.174)
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with Vinit the voltage across Srp at the start of the discharge cycle. This voltage is equal to
the difference between the snubber capacitor voltage, at the start of the discharge cycle,
and half the bus voltage. For all the phases the constants Cl and C2 can be expressed as
i~p ( ti) + m2 (A - irp (ti) )
(ml - m2) emit,
i~p(ti) + ml (A - irp(ti))
(m2 - ml) em2t,
(3.175)
(3.176)
Stage 2: tvz < t < tez
At tez irp reaches zero and the discharge cycle is complete. For the period before this
time instant the circuit is described by
dirp (Ct). 1 (( ) Vd )Tt + fi 2rp = fi lo Rb + s, - 2 + Viot(on) (3.177)
with
Ct = Rb + Rg + R; + RDrp + Rsrp + RDsrp
/3 = Lrp + Lbp
Viot(on) VCp(on) - VDrp(on} - VSrp(on} - VDSrp(on}.
(3.178)
(3.179)
(3.180)
The solution for irp is
(3.181)
with
(3.182)
(3.183)
Figure 3.37a shows the comparison between the model that was used for loss calculations
(model I) and the complete model that was developed in this section (model 2). The snubber
capacitor voltage VCrp and inductor current irp are shown at an output current level of 90 A. It
is clear that the parasitic resistance, incorporated in model 2, provides considerable damping
to the resonant discharge cycle. The peak value of irp predicted by model 2 is therefore smaller
and the discharge cycle takes longer than predicted by model1.
In Figure 3.37b measured waveforms during the discharge cycle of Crp are compared to
predicted waveforms obtained from model 2. The correlation between the measured and the
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Figure 3.37: (a) Comparison of theoretical models for the snubber capacitor discharge cycle
(10 = 90A); (b) Comparison of predicted and measured waveforms for the snubber capacitor
discharge cycle (Io = 90 -:4).
(b)
Bus-Bar Inductance Lbpp, Limp 19 nH
Bus-Bar Resistance Rbpp, Rlmp 1 mn
Module Stray Inductance Lmp, i-; 25 nH
Snubber Stray Inductance Lspp 70 nH
Main IGBT On-State Voltage Vap(on) 1.5 V
Main IGBT On-State Resistance Rap 4mn
Free-wheeling Diode On-State Voltage VDn(on) 0.8 V
Free-wheeling Diode On-State Resistance RDn 5 mn
Table 3.9: Summary of parasitic component values and on-state parameters for the main IGBTs
used in the experimental inverter.
predicted VCrp waveforms is excellent. The measured current waveforms, however, are noisy.
This can be attributed to high ~~sin the inverter during this interval that is caused by the turn-
on of Gp. In Table 3.9 a summary of parasitic component values for the experimental inverter
is shown. The on-state voltage and resistance for the main IGBTs and free-wheeling diodes
are also given. For the auxiliary components similar parameters were listed in Table 3.7. The
values shown in Table 3.9 were obtained from component data sheets and from measurements
made in [58Jon the same basic experimental inverter.
3.8.4 Efficiency measurements
The total converter losses were measured at conditions specified in Table 3.7. The calorimetric
technique, described in section 2.7.1, was used for this purpose. The wooden container used
for the inverter with the turn-off snubber was adapted for the combined snubber inverter. The
thermal resistance of the modified container was measured as 3 W tc+.
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Switching Method: Hard Turn-off Combined
Switching Snubber Snubber
Calculated Losses rW]
Main IGBT Turn-off Loss 108 30 30
Main IGBT Turn-on Loss 124 124 34
Main IGBT Conduction Loss 101 101 101
Free-wheeling Diode Loss 123 123 123
Snubber Circuit Loss 0 7 8
Bleeding Resistor Loss 0 0 10
DC Bus Capacitor Loss 120 120 120
Total 576 505 426
I Total
Measured Losses rW]
I 544 I 476 450
Table 3.10: Comparison of measured and calculated losses in the experimental inverter.
In Table 3.10 the resuits of these measurements are shown. Values for measured losses were
obtained by averaging at least three two-hour measurements. The thermal time constant of
the system was similar to that shown in section 2.7.1. It should be noted that the predicted
turn-off losses are calculated with a more complete model. This model, which incorporates the
effect of parasitic components in the turn-off snubber, was described in [58].
It can be seen that the measured losses in the inverter, fitted with the combined snubber,
are higher than predicted. This difference can be mainly attributed to the extra turn-on losses
due to the reverse recovery of the free-wheeling diodes. Although not as high as predicted, the
measurements still suggest an improvement in total switching losses of 48% and an improvement
in total effective switching losses of 41%. For the turn-off snubber case the improvement in
total switching losses was 32% and the improvement in total effective switching losses was 29%.
3.9 Conclusion
The basic operation principles of the combined resonant snubber were discussed. Operation
strategies were evaluated and topology protection schemes were investigated. Analytical ex-
pressions, describing the losses in the snubber components and the main IGBTs, were derived.
An optimisation procedure, based on these expressions, was then developed and used to de-
sign an experimental I-cP inverter. This inverter was constructed and used to verify theoretical
models.
It was shown experimentally that both a discontinuous and a uni-directional charge assis-
tance operation strategy can be used for the combined snubber topology. The influences of
parasitic components were also illustrated. It was shown that the reverse recovery of the free-
wheeling diodes has a negative influence on the turn-on losses and that it also causes charge
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build-up on the snubber capacitors. The latter introduces the need for bleeding resistors that
increase the effective snubber losses considerably. It was measured that the combined snubber
can reduce the switching losses in the main IGBTs by 48%.
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Chapter 4
Design of a three-phase soft-switching
inverter
4.1 Introduction
In this chapter the development of a high-power, soft-switching, 3-1>IGBT inverter is described.
The chapter will start off with a comparison between the active resonant turn-off and the
active resonant combined snubber. Based on this comparison the most suitable topology for
a practical 3-1>inverter will be selected. After the selection is made, the experimental soft-
switching inverter will be designed. This process will be separated into two parts. Firstly, a
normal hard-switching 3-1>inverter will be designed which will then be followed by the design
of an appropriate snubber. To determine optimal values for the snubber components, the
optimisation procedure developed in section 3.6 will be used. However, further refinements to
this procedure will be made. Changes will also be implemented to make the procedure more
applicable to the selected topology. The experimental inverter will be constructed and the
chapter will be concluded with experimental results.
4.2 Selection of topology
In Chapter 2 the active resonant turn-off snubber was discussed. It was shown that the addition
of this snubber to a standard hard-switching inverter can reduces turn-off losses considerably.
If bus inductors are also added, a reduction in both turn-on and turn-off switching losses can
be achieved. This topology was discussed in Chapter 3 and it was called the active resonant
combined snubber. Basic operation principles and operation strategies for both topologies
were discussed in Chapters 2 and 3 respectively. Analytical loss expressions for the combined
snubber topology were also derived and used as the basis of an optimisation procedure. The
effects of parasitic components and diode reverse recovery in this topology were also studied.
In [58Jsimilar detailed studies on the turn-off snubber were performed. For both topologies
88
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Switching Method: Hard Turn-off Combined
Switching Snubber Snubber
lW] [W] % [W] %
Turn-off Losses 108 33 30.6 33 30.6
Effective Turn-off Losses 108 40 37.0 40 37.0
Turn-on Losses 124 124 100 87 70.2
Effective Turn-on Losses 124 124 100 98 79.0
Total Switching Losses 232 157 67.7 120 51.7
Effective Total Switching Losses 232 164 70.7 138- 59.5
Table 4.1: Measured main IGBT switching losses in the experimental single-phase inverters.
the theoretical models were verified with experimental results and the achievable reduction in
switching losses were measured under exactly the same inverter conditions.
Based on the experienced gained and the data collected in [58} and the previous chapters,
the two topologies will he compared in order to determine the one which is most suitable to
a practical 3-¢ inverter. Aspects like cost, effectiveness, complexity and reliable protection
schemes will be considered. For this purpose, it will be assumed that a three-phase soft-
switching inverter is in effect just three one-phase soft-switching inverters with a common bus.
However, this is not necessarily the only implementation option available. For instance, there is
a possibility that only one set of bus inductors can be used in the combined snubber topology.
No detailed studies on such 3-¢ topology simplification have been performed and will therefore
not be taken into account.
1. Effectiveness. In section 3.8.4 loss measurements obtained for both topologies under
exactly the same conditions were given. In Table 4.1 the measured main IGBT switching
losses are summarised. These values are derived directly from Table 3.10. The effective
switching losses are again defined as the actual switching losses in the main IGBTs plus
extra losses introduced by the snubber. Also shown in Table 3.8.4 are the losses expressed
as a percentage of the hard-switching losses.
The main IGBT collector-emitter voltage and the collector current during turn-off, as
obtained from the experimental 1-¢ inverter, were shown in Figure 3.28. In this figure
it can be seen that, even at the maximum allowable output current, the voltage rise
time is larger than the sum of the collector current fall and tail time. Thus, the extra
voltage overshoot across these devices, due to the bus inductor resonance, does not have
a major influence on the turn-off losses. In calculating the values shown in Table 4.1 it
was therefore assumed that the addition of the bus inductors in the combined snubber
does not influence the turn-off losses. On the other hand, it is anticipated that the reverse
recover losses in the free-wheeling diodes are strongly influenced by the addition of the
bus inductors. However, this was not studied in detailed or experimentally verified. Extra
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measured losses in the combined topology, due to these or any other unforeseen ways, are
therefore treated as main IGBT turn-on losses.
It is clear from Table 4.1 that the turn-off losses are more effectively reduced than the
turn-on losses. The turn-off snubber achieves a reduction in main IGBT turn-off losses
of 69.4% while the turn-on snubber only reduces the turn-on loses by 29.8%. Due to
the extra losses in the bleeding resistors, the performance of the turn-on snubber is even
worst if effective switching losses are compared. Although not as effective, the combined
snubber does improve the reduction in main IGBT switching losses by a further 16%
compared to just using the turn-off snubber.
2. Complexity. Complexities involved in three aspects of the topologies will be compared.
They are control methods, design procedures and construction.
With respect to control, the two topologies are identical. The possible control strategies
for the two are exactly the same. It was also shown that the simplest control option for
both these topologies is the discontinuous snubber operation strategy.
The design procedure of the combined snubber is more complex than the design of the
turn-off snubber. The reason for this lies in the extra design parameter of. the com-
bined snubber topology. The extra parameter also introduces new trade-offs and complex
restrictions that the designer need to keep in mind.
With respect to construction, a large percentage of the effort in the implementation
of the combined snubber topology goes into the turn-off snubber. This is because the
majority of the snubber components are involved in this topology and all the hardware
necessary to control and drive the auxiliary switches have to be implemented. The effect
of layout and the associated parasitic components are also very important in the turn-off
snubber. The placement of the snubber capacitors and diodes are critical if low stray
inductance needs to be achieved. However, the implementation of the bus inductors are
not as critical. Although there is not a big difference in construction complexity, it is
very important to note that the turn-off snubber can, in most cases, just be added to a
existing hard-switching inverter. For the combined snubber, alterations to or a different
bus-bar structure is necessary.
3. Cost. The cost comparison is strongly dependent on the specific implementation and
will vary considerably with the choice of snubber components and the power level of the
inverter. The costs of the snubbers used in the experimental inverters of Chapters 2 and
3 are therefore only rough indications. The extra control requirements of the snubbers
are also included in the cost analysis.
In Table 4.2 the costs involved in the two snubber topologies are shown. It can be seen
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Item Cost [R] Cost [R]
Snubber Capacitors 25 25
Resonant Inductors 35 35
Bus Indcutors - 35
Snubber Diodes 190 190
Auxiliary Switches 146 146
Control and Drive Circuits 138 138
PCBs 160 160
TOTAL: 694 729
Table 4.2: Cost comparison between turn-off and combined snubber.
that the price difference between the two topologies is very small, only about 5%. The
total cost of the snubber is about half of the cost of the main IGBT module.
4. Protection. It was shown in section 2.4 that, for the turn-off snubber topology, no
additional protection for the main IGBTs is necessary. However, additional protection
schemes for the auxiliary switches were necessary. These protection strategies were dis-
cussed in detail in section 2.4. For the combined snubber it was shown that the protection
requirements for the auxiliary switches are identical to the turn-off snubber, but extra
provision has to be made for the main IGBTs. A very slow fault current turn-off and
the use of active zener voltage clamps were mentioned in section 3.3.6. However, a major
drawback of these protection strategies is that they cannot be used in conjunction with
standard IPMs.
If only the cost, complexity and effectiveness are compared, the ratio of advantages to disad-
vantages for the two topologies are very similar. The combined snubber can lower the switching
losses substantially for only a small increase in the snubber cost, while the turn-off snubber is
simpler and can be added to a standard inverter. However, the major difference between the
topologies lies in reliable protection. No extra strategies are necessary to protect the main IG-
BTs in the turn-off snubber, while there is a need for extra methods to make device protection
in the combined snubber reliable. The trend in power electronics is also more and more towards
integration. The fact that the protection schemes for the combined snubber topology are not
compatible with standard hard-switching IPMs is therefore a great disadvantage. The trench
gate IGBTs selected for the the 3-,p inverter also have far more turn-off losses than turn-on
losses, further reducing the advantages the combined snubber have. It was therefore decided
to use the turn-off snubber topology for the 3-,p inverter.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 4. DESIGN OF A THREE-PHASE SOFT-SWITCHING INVERTER 92
4.3 Design optimisation procedure
The design optimisation procedure developed in section 3.6 will be used as a basis for designing
the turn-off snubber in this chapter. However, a few changes and refinements will be made to
make this procedure, which was originally developed for the combined snubber, more applicable
to the current topology. These alterations will be briefly discussed.
1. In the design optimisation procedure of section 3.6, the value of the- bus inductor can
be varied as an optimisation parameter. This cannot be done for the turn-off snubber,
because no extra bus inductance is added. However, even though great care is usually
taken to minimise it, parasitic inductance is always present in a bus-bar structure. For
the inverter developed in this chapter the parasitic bus inductance will be measured after
the construction of the basic hard-switching inverter. This value will then be used as bus
inductance in the procedure of section 3.6 and optimisation will be carried out with only
Cr and Lr as parameters.
2. The parameters describing the turn-off waveforms of the PM200DSA120 IGBT module
were not directly measured, but values for Am, t Jim and ttim were obtained form [59].
In Chapter 3 it was also assumed that the switching behaviour at turn-off is constant
and not dependent on the snubber capacitance or output current level. In this chapter
three CM300DU-24F dual IGBT module are used to implement the main switches of the
inverter. No data regarding the turn-off behaviour of these devices are available. It was
therefore necessary to measure the turn-off waveform parameters for these devices. The
dependence of these parameters on snubber capacitance and output current level were
also investigated and the design optimisation procedure was adapted to incorporate these
dependencies.
3. Measurements were also carried out to obtain parameters describing the turn-on waveform
of the CM300DU-24F module. The dependence off these parameters on the output current
were also investigated and incorporated into the design optimisation procedure. Although
the effect this refinement has on the accurate prediction of optimal snubber components
is very small, more accurate predictions of total switching losses are obtained.
4.4 Design of an experimental hard-switching three-phase
inverter
As a first step towards developing a 3-¢>soft-switching inverter, a standard hard-switching 3-¢>
inverter will be designed and constructed. After this has been done, the design and implemen-
tation of a snubber will be undertaken. The snubber can then be fitted to the hard-switching
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inverter to achieve the desired soft-switching topology.
Different aspects of the development of the hard-switching inverter will be treated in this
section. Firstly, a suitable rating for the inverter will be determined, after which a choice of
main devices will be made. The bus capacitors will be designed and the requirements for the
inverter enclosure will be described. Lastly, the control of the inverter will be discussed.
4.4.1 Inverter rating
As was mentioned in the introduction, the aim of this chapter is to develop a practical, high-
power 3-¢ IGBT inverter. It is therefore essential that the soft-switching inverter developed
in this chapter should have voltage and current ratings comparable to a hard-switching in-
verter based on the same main IGBTs. Due to the experimental nature of the 1-¢ inverters
constructed to verify the turn-off snubber and combined snubber operation, this requirement
was not important and therefore not met. The low bus voltage used in these cases provided
a large safety margin and simplified comparisons with data sheet values. For the 3-¢ inverter
such under-utilisation of IGBTs cannot be allowed. Therefore, a higher and more practical
nominal bus voltage has to be used - a value that will be comparable to the 800 V found in a
large number of hard-switching inverters with 1.2 kV devices. This will ensure that an output
voltage of 400 VII can easily be achieved with enough headroom for quick dynamic response. A
target power level for the inverter of 100 kVA was set.
To obtain the desired bus voltage, the output of a three-phase variable auto transformer
(variac) was rectified after a further step-up transformer stage. This allows for easily adjustable
voltage levels during testing phases and a method to achieve soft starting. However, a reactive
load had to be used because of the limited power ratings of the available variacs. A 1.2 mH,
50 Hz, 3-¢ load inductor was available. To facilitate the use of a practical bus voltage and a
realistic duty cycle, and not to exceed the desired power level, the modulation frequency had
to be increased. At Jm = 110Hz and VII = 315 V the phase current was 184 Arms and the total
power was 100 kVA. The desired output voltage was achieved with a bus voltage value of 750
Vand a Dmax of 0.85. A 5 kHz switching frequency and a 5 J.LS blanking time were selected.
The inverter parameters are listed in Table 4.3.
4.4.2 Main IGBTs
The CM300DU-24F dual IGBT module from Powerex was chosen for the 3-¢ inverter. The
IGBTs found in this module are punched through device with a trench gate structure. The
main advantage of this new technology, compared to standard third-generation planar IGBTs,
is the low Vce(sat) values obtainable. At Tj = 25 'C, Ie = 300 A the CM300DU-24F IGBTs has
a Vce(sat) of 1.8 V, while Vce(sat) = 2.9 V for the third-generation CM300DU-24H devices. This
reduction can mainly be attributed to the increased cell density obtainable with the vertical
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 4. DESIGN OF A THREE-PHASE SOFT-SWITCHING INVERTER 94
Parameter Symbol Value
Nominal DC Bus Value Vd 750 V
Maximum Output Power Pmax 100 kW
Maximum Duty Cycle Dmax 0.85
Line Voltage VII 315 VRMS
Phase Current lp 184 ARMS
Load Impedance ZI 0.99 n
Switching Frequency is 5 kHz
Blanking Time tb 5 !-Ls
Table 4.3: Design parameters for the experimental three-phase inverter.
Parameter
VCES
Ic
lCM
Pc
tr
tf
"Vce(sat)
1200 V
300 A
600 A
960 W
80 ns
300 ns
1.8 V
Symbol Value
Collector-Emitter Voltage
Collector Current
Peak Collector Current
Collector Dissipation
Turn-on Rise Time
Turn-off Fall Time
Collector-Emitter Saturation Voltage (25 "(7)
Table 4.4: Parameters for the CM300DU-24F dual IGBT module.
channels of the trench structure and the use of local lifetime control to increase on-state carrier
concentration [531. A substantial reduction in turn-on losses was also achieved with new fast-
recovery free-wheeling diodes. New packaging techniques developed for this modules also led
to a reduction of module stray inductance. The only disadvantage of these IGBTs, compared
to third-generation devices, is a slightly higher input capacitance. Basic parameters for this
IGBT module are listed in Table 4.4.
IPM modules were not considered because of the inferior IGBT technology currently avail-
able in these modules. The flexibility with protection and drive circuitry with normal IGBT
modules also allow for the expansion of the 3-4> system to accommodate a combined snubber
in future.
The driver circuits for the CM300DU-24H modules were based on the Powerex M57962L
hybrid IC driver in combination with an extra current boost stage. The driver boards have
on-board isolated power supplies, and gating signals are received and error signals are sent via
optic fibre links. In Figure 4.3 the developed driver board is shown.
4.4.3 Bus capacitors
For the design of the bus capacitance it was assumed that the inverter will be used with a 100
kW load. This load condition places maximum strain on the bus capacitors in terms of ripple
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Frequency Simulation result Capacitor rating
[Hz] [ARMS] [ARMS]
150 118.5 129.6
300 20.5 156.0
4700 33.1 172.2
5000 96.7 172.2
5300 33.1 172.2
10000 17.0 172.2
Table 4.5: Bus capacitor ripple current in the three-phase inverter.
current and ride-through capability. However, it was assumed that the 3-¢ load is balanced.
This implies that the low-frequency ripple current in the phases cancel each other and that
only high frequency (around the switching frequency) ripple current is present in the load.
However, low-frequency ripple current (150 Hz and harmonics) is present in the capacitors due
to the charging of the bus via the six pulse rectifier. PSpice simulations were used to quantify
the ripple currents and to determine voltage regulation and ride-through capabilities. A line
impedance of 5% was assumed in all simulations.
The Intelcond AYX-HR 3300 /-LF, 450 V capacitors were chosen as bus capacitors due to
availability and low price. Two capacitor banks, Cdp and Cdn, will be connected in series to
provide a centre point and to achieve the desired voltage rating. With six capacitors per bank
(12 in total) the six most prominent capacitor ripple current components are listed in Table
4.5. The ripple current ratings of the capacitor bank at 40'C are also given.
From Table 4.5 it is clear that the selected number of bus capacitors are sufficient for the
application. All the ripple current components fall within the capability of the capacitor bank
and simulations show that the bus voltage regulation is better than 2%. The expected lifetime of
the bus capacitors at 40'C is 140 kH. To ensure that voltage sharing across the capacitor banks
takes place, 33 kD sharing resistors were placed across all the bus capacitors. The complete
bus-bar structure can be seen in Figure 4.1.
4.4.4 Inverter construction and enclosure
In the construction of the inverter a main consideration was to make provision for calorometric
loss measurements. This technique was also used for both single-phase experimental inverters.
The technique requires water cooling and an inverter enclosure with a high thermal resistance.
A wooden box, as was used for the single-phase inverters, is a practical option for such an
container and was again utilised. The main devices were mounted on a custom made water-
cooled aluminium heatsink. In order to keep auxiliary components and bus capacitors cool, a
radiator was used to achieve heat exchange between the air in the box and the water circulating
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Stands Fans
Figure 4.1: Basic constructed three-phase inverter.
through the radiator. Cold water was pumped through the radiator, after which it passed
through the heatsink. In-line water temperature sensors were placed in the water pipes where
they passed through the container walls.
Four fans were used to force air through the radiator. Great care was taken in creating an
air flow path so that all relevant heat-generating auxiliary components and PCBs were exposed
to a constant flow of cool air. In Figure 4.1 the basic structure for the inverter can be seen.
The hardware shown in Figure 4.1 was placed inside the wooden container. The container
is just big enough so that the sides of the radiator and the bus-bar touches the box. This
ensures that the air forced through the radiator by the fans have to move over sharing resistors
or through the bus capacitors. The air moving over the bus-bar also exposes the PCBs with
snubber components and the main IGBT driver boards to cool air. All the air return to the
fans via an air-flow path created by the bottom of the wooden container, the inverter stands
and the bus capacitor mounting surface. In Figure 4.1 it can also be seen that the heatsink
was mounted on adjustable stands. This allows for easy adaptation of the layout in future to
accommodate a combined snubber topology.
The complete inverter, with the snubber and driver PCBs fitted, can be seen in Figure 4.13.
All the cable and optic fibre holes in the wooden box were sealed to minimise heatloss. Power
cable terminals were fitted outside the box on a separate mounting plate. The LEM current
sensors were mounted above these terminals. The tight fitting lid of the container can be seen
on Figure 4.13 in the background.
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Figure 4.2: High-level schematic diagram of the auxiliary switch controller for a single phase.
4.4.5 Controller
The open-loop PWM control signals for the main IGBTs were generated by a PEC31 controller
board. This is a DSP jFPGA-based controller with a Texas Instruments TMS320C31 floating-
point digital signal processor and an ALTERA EPM81500 FPGA. This generic controller board
was developed by D.D. Bester within the Power Electronic Research Group of the University
of Stellenbosch. The function of the DSP is to execute the required control algorithms, while
the FPGA is used for high-speed, low-level tasks. The main IGBT error signals were fed back
to the controller for error handling and protection. An additional optic fibre interface was used
in conjunction with this controller to facilitate optical communication.
For the soft-switching topology an additional controller is necessary. A secondary controller
was therefore developed to generate the appropriate auxiliary switch control signals. With the
main IGBT gating signals and the phase current measurements as inputs to the controller,
the auxiliary switch gating signals are generated. An ALTERA EPM7064SLC44 EPLD was
used to perform the necessary logic functions. With dip-switch settings on the controller board
it is possible to select between normal hard-switching, discontinuous snubber operation and
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Figure 4.3: (a) Main IGBT driver board; (b) EPLD base auxiliary switch controller.
uni-directional snubber operation on a per phase basis. The current reference values for each
phase can also be set independently.
In Figure 4.2 a high-level schematic diagram of the secondary controller can be seen (only
one phase shown). The developed PCB can be seen in Figure 4.3b and in Figure 4.13 the
secondary controller board is visible as it is mounted on the side of the wooden container
housing the experimental inverter.
4.5 Design of an optimal snubber
In the previous section the development of a hard-switching 3-¢ inverter with a power rating
of 100 kVA was described. In this section an optimal turn-off snubber for this inverter will be
designed. The snubber will be constructed in a modular form that can be easily added to the
hard-switching inverter. Before optimal values for snubber components can be determined, the
parameters describing the main IGBT switching behaviour and the parasitic bus inductance
have to be measured. This process will be described and will be followed by a brief discussion
on the choice of snubber components. The section will be concluded with results obtained from
the refined optimisation procedure.
4.5.1 Measurement of main IGBT switching behaviour
As explained in section 4.3, parameters describing the turn-off switching behaviour of the
PM200DSA120 IGBT module were not directly measured, but obtained from [59J. It was also
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Figure 4.4: Experimental setup to measure main IGBT turn-off current.
assumed in Chapter 3 that these parameters are not functions of collector current or snubber
capacitance, but that they are constant. For the IGBT module used in the 3-¢ inverter, no
such parameter data are available. The switching behaviour was therefore measured and the
influence of factors like collector current and snubber capacitor values on these parameters
was investigated. Where parameters were found to be dependent on any of these factors, the
dependency was incorporated into the optimisation procedure.
Accurate high bandwidth measurements of IGBT collector current, without drastically af-
fecting the circuit layout and associated parasitic components, are very difficult to obtain. The
dual module packaging of the CM300DU-24F devices further complicates this task. To avoid
structural changes to the bus-bars, the experimental setup shown in Figure 4.4 was used. The
procedure followed in collector current measurement was to firstly raise the bus voltage to the
nominal value and then Gna and Gpb were switched on. This resulted in linear current growth
in L1oad. The current was monitored with a LEM current sensor and at the desired level Gna
was switched off. If parasitic capacitances are ignored, the measured pole current of phase A
is equal to the collector current of Gna until that instant when the pole voltage reaches +~.
Diode Dpa is then forward biased and takes over the pole current.
Just as in the final layout of the turn-off snubber, it is essential to keep the parasitic
inductance of the turn-off snubber loop small. Therefore, the current measuring device has
to be as small as possible to avoid long wires or a large snubber structure. Two devices
were considered for the current measurement, namely a resistive shunt and a Pearson current
monitoring transformer (model 110). The Pearson meter has a bandwidth of 20 MHz and an
usable rise time of 20 ns. No data for the resistive shunt were available, except the precise
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 4. DESIGN OF A THREE-PHASE SOFT-SWITCHING INVERTER 100
100
80
60
~
u 40
I
Coo
20
0
-20 o 0.2 0.4
Time [us)
0.6 0.8
100
80
60
~
u 40
I
Coo
20
0
-20
-"\
Shunt,
Pearson
\It(
,..,_ J
~._
V
-"\
\
Shunt
... I P~arson
Vf ~ UJ.--~
V
o 0.2 0.4
Time [us)
0.6 0.8
(a) (b)
50
- \
Shunt
f P~arson
~
~ Jl'",I""""o.~
V
50
....
"\ Shunt
1\ .JII"f""irr
VV~ r""-. ~~
200200
150 150
~
._u 100
I
(!)e.
~
._u 100
I
Coo
o o
-0.2 -0.1 0 0.1 0.2 0.3 0.4 0.5
Time [us)
o 0.2 0.4 0.6
TIme [us)
0.8
(c) (d)
Figure 4.5: Comparisons of current measurements made with a shunt resistor and a Pearson
current monitoring transformer: (a) Cr = 100nF, 10 = 80A; (b) Cr = 233nF, 10 = 80A; (c)
Cr = 100nF, 10 = 200A; (d) Cr = 233nF, lo = 200A.
resistance value of 2.536mn. However, collector current measurements with the shunt suggest
a measuring bandwidth similar to the Pearson meter. Available current transformers and hall
effect sensors were too bulky and therefore not used.
In Figure 4.5 the differences between current measurements made by the Pearson meter and
the resistive shunt are illustrated. In Figure 4.5a and b the load current is 80 A and in Figure
4.5c and d it is 200 A. For both load currents measurements are shown with Cr = 100nF and
Cr = 233nI". It can be seen that the dynamic responses of the two sensors are very similar.
It is also clear that the bandwidth achievable with these sensors is not sufficient for precise
turn-off current measurements, but only provides limited information on the current fall time,
the current tail time and the current tail bump. It is also clear that, for all the cases shown,
the shunt measurements have a current offset after the IGBT is completely off. This current
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Figure 4.6: The influence of snubber capacitor value on the turn-off behaviour: (a) lo = 80 A;
(b) lo = 200 A.
offset is not measured by the Pearson meter and it is also substantially larger that what can
be attributed to parasitic capacitance charging current. However, given the small signals from
the shunt (2.536mV.A-l) compared to the signal level from the Pearson meter (100mV.A-1),
it can be attributed to measurement offset in the digital oscilloscope and the noise proneness
of the shunt measurement. The Pearson meter was therefore primarily used as current sensor.
The dependency of the collector current turn-off waveform on snubber capacitance and
current level were measured at currents from 40 A to 240 A with 40 A intervals and with
snubber capacitor values of 66 nF to 266 nF with 33 nF intervals. Smaller snubber capacitor
values and larger load currents were not used, because for these combinations the period of
valid collector current measurement is too small and the measured waveforms have limited
value. This problem is illustrated in Figure 4.5c, where the measured current shows a sharp
increase at 450 ns. This is the instant when the snubber capacitor voltage reaches ~ and Dpa
takes over the pole current. Therefore, the measured current is only equal to the collector
current for the period before this instant.
The influence of the snubber capacitor value on the turn-off switching behaviour is illustrated
in Figure 4.6. In Figure 4.6a the turn-off behaviour at various snubber capacitor values with a
load current of 80 A is shown, while measurements at the same capacitor values with 200 A load
current are shown in Figure 4.6b. Even though the limited bandwidth of the measurements place
restrictions on the accuracy of model fitting to these curves, it is clear that especially the tail
bump is influenced by the snubber capacitor value. Useful tail current duration dependencies
were also observed, but the current fall duration showed very limited variation.
In Figure 4.7 the switching behaviour as function of output current is illustrated. In Figure
4.7a the turn-off behaviour at various load current values with a 166 nF subber capacitor are
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Figure 4.7: The influence of snubber capacitor value on the turn-off behaviour: (a) Cr = 166 nF;
(b) Cr = 233 nFo
shown, while measurements at the same current levels with a 233 nF capacitor are shown in
Figure 4.7b. Within the limited accuracy of the measurements, no clear and apparent parameter
dependencies on current level could be observed.
To quantify the observed dependencies discussed in the previous paragraphs, the piece-wise
linear model parameters, best describing the measured curves, had to be determined. On the
measured waveforms the current fall slopes are always well defined and the end of the tail current
duration could also be obtained fairly accurately. However, this is not enough information to
determine the three parameters describing the model. It was therefore necessary to further
estimate the slope of the tail current. In Figure 4.8 the fitted curves for snubber capacitor
values of 66, 133, 200 and 266 nF are shown. The complete parameter set is shown in Table
4.6.
Cr [nF] 66 100 133 166 200 233 266
Am 0.21 0.18 0.18 0.15 0.13 0.12 0.1
tfim [ns] 65 67 67 69 68 70 70
ttim [ns] 800 800 850 900 950 1000 1100
Table 4.6: Parameters describing turn-off collector current.
The turn-on collector-emitter voltage waveforms for the IGBT were also measured at dif-
ferent current levels. The obtainable bandwidth with voltage measurements was higher and
small variations in parameters were observed. The same procedure as described in the previous
paragraph was used to determine these parameter values. Examples of fitted curves are shown
in Figure 4.9 and the complete parameter set is given in Table 4.7.
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Figure 4.8: Examples of piece-wise linear switching approximations during turn-off: (a) Cr =
66nF; (b) Cr = 133nF; (c) Cr = 200nF; (d) Cr = 266nF.
4.5.2 Measurement of parasitic bus inductance
To determine the parasitic bus inductance the voltage overshoot during turn-off across a main
IGBT, at various output current levels, was measured. During the measurement a good-quality
polymer snubber capacitor (2I-lF), with low internal inductance, was placed directly across the
IGBT. The measured waveforms were then compared to predicted waveforms. These predicted
waveforms, at various parasitic bus inductance values, were obtained with themodel developed
in section 3.8.1. It was found that the best correlation between the measured and predicted
waveforms are achieved with a bus inductance value of 40 nH. In Figure 4.10 the correlation at
80 and 240 A are shown.
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Figure 4.9: Examples of piece-wise linear switching approximations during turn-on: (a) lo =
80 A; (b) lo = 240 A.
lo [A] 40 80 120 160 200 240
Bm 0.02 0.02 0.02 0.02 0.03 0.03
tfvm [ns] 90 98 100 107 117 127
ttvm [ns] 300 350 350 350 350 350
Table 4.7: Parameters describing turn-on collector-emitter voltage.
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Figure 4.10: Comparison between predicted voltage overshoot at turn-off with a leakage bus
inductance of Lbpp= 40nF and measured voltage overshoot: (a) lo = 80A; (b) lo = 240A.
4.5.3 Choice of snubber components
The choice of snubber components used to implement the turn-off snubber modules will be
briefly discussed.
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1. Auxiliary switches. The auxiliary switches were once again implemented as an IGBT
in series with a blocking diode. This choice ensures fast and easily controllable auxil-
iary switches. As in the construction of the snubbers for the single-phase systems, the
1MBH60D-090A IGBT from Fuji, together with the DSEI60 diode from IXYS, was used.
The parameters of these components were shown in Table 3.7. The peak allowable cur-
rent in the auxiliary switch was chosen as 75 A. This is less than a third of the maximum
output current. Compared to the single-phase experimental inverters, the auxiliary IGBT
and blocking diode are .also better utilised.
2. Snubber capacitors. The R76 KP series film-foil polypropylene capacitors from Ar-
cotronics were selected as snubber capacitors. The choice is based on the low cost and
the relatively high peak current rating of these capacitors. At the desired voltage level
the highest value capacitor obtainable was 100 nFo The snubber capacitors will therefore
be implemented with a number of these components in parallel. The maximum ~~ is
given as 1600 V.f.LS-l.This implies a peak current of 160 A per capacitor. It is therefore
important that at least two of these capacitors should be used to implement a specific
snubber capacitor in order to handle the maximum output current. Capacitors from the
R73 KP series, which were used for the single-phase inverters, were not considered for
the three-phase system. Although this series has superior current-handling capabilities,
the obtainable values are smaller and a large number of component are necessary to ob-
tain the desired value. This complicates the snubber structure and increase the parasitic
inductance.
The dissipation factor of a capacitor is strongly dependent on the operating temperature
and frequency of operation. Therefore estimates of these operating parameters have
to be made in order to determine a realistic ESR coefficient. Preliminary optimisation
results, which neglected the ESR of passive auxiliary components, suggested that a typical
resonance frequency will be in the order of 75 kHz. An operating temperature of not more
than 40'C was also assumed, because of the effective water-cooling methods used in the
three-phase system. The dissipation factor at this frequency and temperature corresponds
to an ESR of approximately 60 f.Lnand a kRCr of 6xlO-12nF. These parameters are
summarised in Table 4.8.
3. Snubber diodes. The SEMIKRON SKR48F12 was again selected as snubber diode.
This diode showed good reverse recovery characteristics when it was used in the experi-
mental single-phase inverters and has a high enough peak current capability to support
the maximum output current of the three-phase system. The parameters of this diode
were shown in Table 3.7.
4. Resonant discharge inductors. As in the single-phase systems, the P30/l9 ferrite
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Figure 4.11: Optimisation results for experimenta13-¢ inverter: (a) Losses in auxiliary switches
and passive snubber components; (b) Main IGBT turn-off losses; (c) Total losses.
core shape was used to implement the resonant discharge inductors. The same Philips
3F3 material was also used due the good performance factor at high frequencies. With
respect to peak flux density, copper fill factor and isolation, an identical design philosophy
was followed. In equations 3.105, 3.106 and 3.107 the expressions given in equations 3.98,
3.101 and 3.103 were rewritten for the specific core shape, ferrite material and copper fill
factor. The same procedure for core loss estimations were also followed. In Table 4.8 the
resonant inductor parameters are summarised.
4.5.4 Optimisation results
The optimisation procedure developed in section 3.6, with the additions and modification de-
scribed in section 4.3, was used to determine the optimal snubber component values. The
results of this modified optimisation procedure are shown in Figure 4.11. In Figure 4.11a the
losses in the auxiliary switches and passive snubber components are illustrated and in Figure
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Snubber Capacitor (Acrotronics R76)
Capacitance Cr 2 X 100 nF
ESR Coefficient kRar 6x10-12 nF
Resonant Inductor (P30 3F3 Core)
Inductance Lr 15 J.tH
Copper Resistance RLr 23 mn
Peak Current Ir(max) 75 A
Table 4.8: Parameters for the auxiliary components in the experimental 3-¢ inverter.
4.11b the main IGBT turn-off losses are shown. The discontinuous variation of the turn-off
switching parameters as function of the snubber capacitor value is clearly illustrated by the
uneven nature of this graph. The total losses in a soft-switching phase arm are shown in Figure
4.11c. In this figure the dark blue areas correspond to snubber component combinations that
result in excessive voltage overshoot, auxiliary switch current or snubber capacitor discharge
time.
The combinations of snubber components that result in the lowest overall losses are Lr =
16 J.tH and Cr = 280 nFo Due to the limited space available between modules and the disad-
vantages of having a large snubber structure, it was decides to limit the snubber capacitor value
to 200 nFo The values for the resonant inductors were practical and no changes were made.
After the construction of these inductors their values were measured and found to be marginally
smaller at around Lr = 15J.tH. The snubber component combination that was implemented
will result in around 1.6% more effective switching losses that the optimal combination. Table
4.8 gives a summary of the snubber component parameters.
In Figure 4.12 the constructed snubber modules are shown. Two PCBs per phase were used.
In Figure 4.12a the first PCB with the auxiliary switches and their drivers is shown, while the
second PCB with the snubber capacitors, snubber diodes and resonant inductors is shown in
Figure 4.12b. The first PCB is mounted on top of the second one, while the latter is directly
connected to the terminals of the main IGBT module.
4.6 Experimental results
In this section waveforms obtained from the experimental 3-¢ inverter will be discussed and
compared to theoretical models. The main IGBT turn-off cycle, turn-on cycle and the capacitor
discharge cycle will be treated. This will be followed by comparisons between measured and
predicted losses in the inverter. In Figure 4.13 the experimental setup is shown.
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Figure 4.12: (a) Auxiliary switches with drivers and isolated power supplies; (b) Snubber
capacitors, snubber diodes and resonant inductors.
Figure 4.13: Experimental inverter inside wooden container.
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4.6.1 Main IGBT turn-off
In this section measured main IGBT turn-off waveforms, obtained form the experimental 3-4>
soft-switching inverter, will be compared to theoretical models. The model developed in section
3.8.1 (model 2) will be used for this purpose.
In Figure 4.14 measured waveforms at turn-off are compared to the model. Measured and
predicted Vee waveforms are shown for output currents of 60, 120, 180 and 240 A. A summary of
the parasitic component values used in the model is given in Table 4.9. The correlation between
the measured waveforms and the predictions are generally good. As in the case of the single-
phase inverter fitted with the combined snubber, the periods where the greatest differences
between predicted and measured waveforms occur are during the collector current turn-off
time and during the snubber diode reverse recovery. For the first period the inaccuracies can
mainly be attributed to the approximation current model. This is especially clear at to and t firn
where the piece-wise linear model predicts discontinuous waveforms. This stands in contrast
to the gradual transitions of the measured waveforms. For the resonance and diode reverse
recovery period, the main differences are the smoother measured reverse recovery behaviour
and the marginally shorter resonance period of the measured waveform. The approximate
linear current model used at the end of the reverse recovery period is once again the cause of
the discontinuous predicted waveform during this period.
4.6.2 Main IGBT turn-on
In section 3.8.2, where the main IGBT turn-on cycle of the combined snubber topology is
described, it was shown that Crp and Crn have a steady voltage build-up during large negative
and positive output current respectively. This was due to energy trapped in the bus inductors
as a result of the free-wheeling diode reverse recovery current. Therefore, to prevent dangerous
snubber voltage levels, it was necessary to add bleeding resistors to the snubber capacitor banks.
Even though the current topology does not have added bus inductors, the parasitic induc-
tance may cause similar charge build-up. To investigate this, vCrp of one phase was measured
over a fundamental modulation cycle. In Figure 4.15a the waveform can be seen. The corre-
sponding output current of the phase is shown in Figure 4.15b. During large positive output
current the charging and discharging of the snubber capacitor are clearly visible. During neg-
ative output current, the snubber capacitor voltage remains constant at about 30 V above the
bus voltage. Therefore, Figure 4.15a clearly illustrates that the energy trapped in the parasitic
bus inductance is not sufficient to cause dangerous charge build-up and that no precautionary
measures are necessary.
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Figure 4.14: Comparisons between predicted and measured waveforms at main IGBT turn-off:
(a) lo = 60A; (b) lo = 120A; (c) lo = 180A; (d) lo = 240A.
4.6.3 Capacitor discharge
In Figure 4.16 the measured and predicted capacitor discharge waveforms are shown. Both
the resonant inductor current and the snubber capacitor voltage are displayed. The correlation
between the predicted and measured snubber capacitor voltage is very good, except for the
reverse recovery period of the auxiliary switch that starts at around 4.3 J.Ls. No provision for
auxiliary switch reverse recovery was made in the model developed in section 3.8.3 due to the
relatively low ~ experienced by the switch. The measured inductor current also corresponds
fairly well, although the signal is very noisy. This can be attributed to high ~~s in the inverter
during this period as a result of the main IGBT turn-on cycle.
Table 4.9 shows a summary of the parasitic components in the three-phase inverter. The on-
state voltage and resistance of the main IGBTs and free-wheeling diodes are also given. Table
3.7 and Table 4.8 list similar parameters for the auxiliary components. The values shown in
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Figure 4.16: Comparison of predicted and measured waveforms for the snubber capacitor dis-
charge cycle (Jo = 120 A).
Bus-Bar Parasitic Inductance Lbpp, Lbnp 40 nH
Bus-Bar Parasitic Resistance ~, Rbnp 1 mn
Module Stray Inductance Lmp, i-; 15 nH
Snubber Stray Inductance Lspp 40 nH
Main IGBT On-State Voltage VCp(on) 1.2 V
Main IGBT On-State Resistance Rcp 2 mn
Free- Wheeling Diode On-State Voltage VDn(on) IV
Free- Wheeling Diode On-State Resistance RDn 4mn
Table 4.9: Summary of parasitic component values and on-state parameters for the main IGBTs
used in the experimental 3-ep inverter.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 4. DESIGN OF A THREFrPHASE SOFT-SWITCHING INVERTER 112
Figure 4.17: Energy flow out of the inverter container during a hard-switching measurement:
(a) Total energy flow; (b) Energy flow due to water temperature increase; (c) Energy flow due
to thermal conduction. .
Table 4.9 were mostly obtained from component data sheets, while the parasitic bus inductance
was indirectly measured. This process was described in section 4.5.2. Similar measurements
were performed to obtain estimates for Lspp and Rbpp.
4.6.4 Efficiency measurements
The total inverter losses were measured at operating conditions specified in Table 4.3. A
calorimetric technique, as described in sections 2.7.1 and 3.8.4, was again used for this purpose.
The implementation of the wooden enclosures and water-cooling mechanisms necessary for this
technique was discussed in section 4.4.4. The thermal resistance of the container was measured
as6WK-1.
A typical loss measurement is show in Figure 4.17. For this specific case the inverter was
operated under normal hard-switching conditions. Illustrated in Figure 4.17 is the total energy
flow out of the wooden container as a function of time. The total flow is also separated into
contributions made by thermal conduction and water temperature increase. The thermal time
constant (Ts) of the system is approximately 6 minutes. The total measuring period of 75
minutes (12.5 Ts) is therefore sufficient to ensure thermal equilibrium. It is also clear from
Figure 4.17 that the contribution of heat loss through the walls of the container is minimal.
This is the result of the effective water cooling that kept the air temperature inside the container
to less than 5 K above the ambient temperature.
In Table 4.10 the results of the loss measurements are compared to the losses predicted by
the optimisation procedure. The values for measured losses were obtained by averaging the
results of at least three 75-minute measurements. The main IGBT turn-on and conduction
losses, as well as the free-wheeling diode losses, were directly obtained from data sheet values.
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Modulation
Hard- Soft-
Switching Switching
Calculated Losses [W]
Main IGBT Turn-off Losses 358 68
Main IGBT Turn-on Losses 239 239
Main IGBT Conduction Losses 398 398
Free-wheeling Diode Losses 392 392
Snubber Circuit Losses 0 27
Fans 76 76
Auxiliary Circuitry 16 20
Sharing Resistors 51 51
DC Bus Capacitor Losses 135 135
Total 1665 1406
I Total
Measured Losses [W]
I 1586 1372
Table 4.10: Theoretical and measured converter losses under normal PWM operation.
For the hard-switching case the main IGBT turn-off losses were also obtained from device data
sheets. The approximate bus capacitor losses were obtained from PSpice simulations.
The measured and the predicted losses correspond well, with a maximum difference of
approximately 5%. For both cases the measured losses are also slightly less than the predicted
losses. The measurements suggest that the reduction in main IGBT turn-off losses is 68.4%,
while the reduction in effective turn-off losses is 59.8%. The measured turn-off losses are
substantially higher than what is predicted by the optimisation procedure, illustrating the
negative influence parasitic components have on the effectiveness of the snubber.
4.7 Conclusion
In this chapter the development of a high-power, soft-switching, 3-,p IGBT inverter was de-
scribed. To determine the most suitable soft-switching topology for a practical three-phase
inverter, the active resonant turn-off snubber was compared to the combined snubber with re-
spect to effectiveness, complexity, cost and protection schemes. The turn-off snubber topology
was selected because of the simple and reliable protection schemes and the ability to integrate
the snubber with standard IPMs. As a first step towards the soft-switching inverter, the design
of a 100 kVA hard-switching inverter was described. Special emphasis was placed on practi-
cal operating conditions and construction that suits calorimetric loss measurement. A snubber
module that can be easily added to the hard-switching inverter was subsequently developed. To
determine optimal snubber component values, the optimisation procedure developed in the pre-
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vious chapter was further refined and adapted for the turn-off snubber topology. Refinements
included main IGBT turn-off waveform parameters that are dependent on snubber capacitor
size. After construction, measured waveforms taken during the main IGBT turn-off cycle and
the capacitor discharge cycle were compared to theoretical models. The total inverter losses
were also measured. It was shown that the snubber can reduce the effective turn-off losses by
59.8% and the overall effective switching losses by 35.8%.
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Chapter 5
Summary and conclusions
In this final chapter the contents of the thesis will be briefly summarised. The major contri-
butions and conclusions of the study will be outlined and possible further studies on the topic
will be identified.
5.1 Contributions and conclusions
1. In Chapter 1 soft-switching topologies were classified and examples of the different classes
were given. Basic operation principles of these topologies were described and the ad-
vantages and disadvantages of each class were discussed. It was clear that all of these
topologies alleviate some problems associated with hard-switching inverters, but at the
expense of complexity, extra control requirements and in some cases extra current and
voltage stresses on the main devices.
2. Chapter 2 dealt with the active resonant turn-off snubber. This topology, which is based
on the ARCP inverter, was introduced by Prof. H. du T. Mouton. The main advantage
of this snubber is the low ratings of the auxiliary switches compared to those of the main
devices. The following aspects were looked at:
(a) The basic operation theory, as derived by Prof. H. du T. Mouton, was verified and
used to describe the operation principles of the topology.
(b) An evaluation of various operation strategies, which can be used to avoid high peak
currents in the snubber topology during low output current conditions, were carried
out. It was concluded that discontinuous snubber operation provides a simple and
effective way to avoid this problem.
(c) Protection strategies for the main IGBTs and auxiliary switches were developed. It
was shown that no extra protection for the main IGBTs is necessary and that the
auxiliary switches can be effectively protected with standard techniques.
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(d) An experimental 40 kVA single-phase inverter, fitted with a turn-off snubber, was
constructed. A calorimetric technique was used to measure inverter losses with and
without the turn-off snubber. Measurements suggest that the effective reduction in
turn-off losses with normal PWM modulation was 63%.
3. In Chapter 3 the integration of a turn-on snubber with the standard turn-off snubber
was investigated. Extra bus inductance was added to limit current rise at turn-on and
therefore to reduce turn-on losses. The major disadvantage of this combined snubber is,
however, the extra voltage stresses introduced on the main devices. The following aspects
were dealt with:
(a) Basic operation theory was derived and used to demonstrate the operation principles.
It was clear that special control methods for the snubber are necessary to avoid large
peak currents and excessive voltage overshoot during small output current operation.
(b) Various operation strategies for the combined snubber were investigated. It was
shown that both discontinuous snubber operation and a uni-directional charge assis-
tance strategy are effective ways to deal with small output current conditions. Both
.strategies were also proven experimentally.
(c) Protection strategies for the combined snubber were evaluated. Although the pro-
tection of the auxiliary switches can be handled in the same way as for the turn-off
snubber, effective protection of the main devices requires special techniques that are
not compatible with standard IPMs.
(d) Analytical expressions describing the losses in the combined snubber topology, as
function of snubber component values, were derived. Simple tail-forming switching
behaviour for the main and auxiliary devices was assumed and parasitic components
were neglected.
(e) The loss expressions were used as the basis of an optimisation procedure. The aim
of the procedure is to determine the combination of snubber component values that
will result in the lowest overall losses in a specific inverter.
(f) An experimental 20 kVA single-phase inverter, fitted with a combined snubber, was
designed and constructed. The developed optimisation procedure was used to de-
termine optimal snubber component values.
(g) The operation theory of the topology was further refined to include the effects of
parasitic components and diode reverse recovery. Similar to the detrimental effects
parasitic inductance has on the turn-off snubber, it was shown that the efficiency
of the turn-on snubber is compromised by the reverse recovery of the free-wheeling
diodes.
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(h) Correlations between measured and predicted turn-off, turn-on and snubber capaci-
tor discharge waveforms were good. Minor differences can be attributed to inaccu-
racies in the simple tail-forming switching model and the approximate diode reverse
recovery modeling.
(i) A calorimetric technique was used to measure the losses in the experimental inverter
with and without the snubber. Measurements suggest a 48% reduction in main
IGBT switching losses and a reduction of 41% in the effective switching losses.
4. The design of a three-phase, soft-switching inverter was undertaken in Chapter 4. Em-
phasis was placed on practical operation conditions and good utilisation of main devices.
The following aspects were looked at:
(a) The turn-off and combined snubber topologies were compared with respect to effec-
tiveness, complexity, cost and protection to determine the most suitable topology.
The turn-off snubber was selected due to effective protection methods and easy in-
tegration with standard hard-switching inverters.
(b) As a first step towards the soft-switching inverter, a standard hard-switching three-
phase inverter was designed and constructed. Emphasis was placed on ways to
facilitate the calorimetric loss measurement technique.
(c) The optimisation procedure developed in the previous chapter was refined to incor-
porate snubber component and output current level dependent switching models.
(d) The revised optimisation procedure was used to design turn-off snubbers that can
be easily fitted to the constructed hard-switching inverter.
(e) Measured waveforms taken after the implementation of the complete soft-switching
inverter showed good correlation with predicted waveforms.
(f) The results obtained from the calorimetric loss measurements correspond well with
predicted losses with a maximum difference of 5%. The measurements suggest a
reduction in turn-off losses of 68.4% and a reduction in effective turn-off losses of
59.8%. The effective reduction in the overall switching losses was 35.8%.
5. In general the reduction in switching losses achieved with the experimental inverters were
not sufficient to make the topologies more attractive than hard-switching inverters. The
extra complexity and cost do not, in general, justify the use of any of the two topologies.
In special applications where EMI and size constraints are critical, however, the topologies
can be valuable.
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5.2 Future work
1. The possibility of topology simplification for a three-phase combined snubber can be
investigated and experimentally verified. A detailed study on the effects of free-wheeling
diode reverse recovery in the combined snubber topology can also be undertaken in an
attempt to minimise the negative effects this has on the efficiency of the snubber.
2. Snubber integration with main devices and an investigation into construction and layout
methods to minimise parasitic inductance can be undertaken to maximise the efficiency
of the turn-off snubber.
3. Detailed EMI studies on the two snubber topologies can be carried out to quantify the
EMI benefits.
4. The applicability of the turn-off snubber to the isolated high-frequency half-bridge de-de
converter topology should be investigated.
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Appendix A
Expressions for losses in combined
snubber.
A.I Main IGBT turn-off
0< t < tI
The losses in Lbp, Gp, Crp and Drp, for all the cases, are given by
WLbp
=
WCp
=
WCrp =
(A.I)
fotl ic(cp)vCrp(a)dt
J'; (1 - Am) t}im
6Cr
{tl 2Jo iCrp(a) RCrdt
J'; (1 - Am)2 t fimRCr
3
I; (1 - Am)2 t}irn
BCr
(A.2)
(A.3)
tI < t < t2
For case 3 the losses in Lbp, Gp, Crp and Drp are given by
= It2 i;RLbdt
tI
= I;RLbttim
It2 iCpVCrp(b)dttI
IottimAm (12vcrp(b)(t1)Cr + 4lottim - 3IottimAm)
=
24Cr
125
(A.5)
(A.6)
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WCrp r2 i~rp(b)Rcrdtltl
t;RCrttim (A~ - 3Am + 3)
3
WDrp = (t
2
i~rp(b)RDrdti;
Iottim (IoRDrp (2A~ - 6Am + 6) - 3Am VDr{on) + 6VDr(on))
=
6
(A.7)
(A.8)
For cases 1 and 2 the losses in Lbp, Ï-s«, Gp, Crp and Drp for this time interval are
WLb = t': I~RLbdt + t': i~RLbdt + [t2 i~RLbdtlt) L: tc:
~Lb 2 (3t;imwi ((ci -~) COSWI(tez - tur) sin WI (tez - tur) + (ci +~)6ttimwi
(tez - tur)) + 12cIloAmttim (WI sin WI (tez - tur) (t2 - tez)-
COSWI(fez - tur) + 1) - 12c2IoAmttim (sinWI (tez - tvr) + WI (t2 - tez))
(cos WI (tez - tur) - 1)+ 6CIc2t;imWl (1- COS2Wl(tez - tur)) +
6I~wit;im (tur - tfim) + 2A~I~wi (t2 - tur)3) (A.9)
t': (t2
WLn t, i'fmRLbdt + lt I~RLbdt
4r tc:
RLb (I2A2 2 ( )3 12A 2 ( )22 2 2 0 mWl t2 - tvr - 6 0 mWIttim t2 - tvr +6ttimWl
6I~wit;im (t2 - tvr) + 12c2Iot;imWI (COSWl (tez - tur) - 1) + 12c2IoAmttim
(WI (t2 - tvr) + WICOSWI (tez - tur) (tez - t2) -
sinwl (tez - tur)) + 3t;imwi (ci + ~)(tez - tur)
+3t;imWI (ci - cn COSWI (tez - tur) sin WI (tez - tur) + 12cIloAmttim
(WI sinwl (tez - tur) (t2 - tez) - COSWl(tez - tur) + 1) - 6CIc2t;imWI
(cos2 WI (tez - tur) - 1) - 12cllot;imWI sin WI (tez - tur)) (A.1O)
[t
vr t: It2 ( LbAm1o)iGpVCrp(e)dt + iGpvCrp(e)dt + iGp Vd + 2 dt
t) tvr tc: ttim
~m~ 3 (24c2ttim (cos WI (tez - tur) - WI sin ei, (tez - tvr) (t2 - tez) - 1) +24ttim rWl
24c1ttim (WIcos WI (tez - tur) (tez - t2) + WI (t2 - tvr) - sinwl (tez - tvr)) +
24Crw~LbAmlo (t2 - tez)2 + 12Crw~Vdttim (t2 - tvr)2 + 12c2wrttim (tez - tvr)
(2t2 - tez - tvr) - 3wUoAm (tfim - tur)2 (2ttim + tfim - tur)2-
12W~VCrp(b)(tur)Crttim (tfim - tur) (2ttim + tfim - tvr) + 4wUottim (6tfimt~r-
(A.ll)
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WDrp
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ltv. t:. i~rp(e)Rcrdt + i~rp(e)Rcrdtti tvr
6 ~r (2I~wIA!. (tur - tlim) (t}im - 2tlimtur + 3tlimttim + t~r + 3t;im-
ttimWl
3ttimtur) + 6I~wIAmttim (tlim - tur) (t,im + 2ttim - tur) + 6I;w1t;im (tur - t,im)
+3ttim (ci - ~) cos WI (tez - tur) sin WI (tez - tur) + 3ttim (ci + cn WI (tez - tur)
-6ttimCIC2 (cos2 WI (tez - tur) - 1)) (A.I2)
= t': i~rp(e)RDrdt + t': iCrp(e)VDr(on)dt + re% i~rp(e)RDrdti; i; i:
ltC%+ iCrp(e)VDr(on)dttvr
2
1 (I2IoWI VDr(on)ttim (tur - t,im) (1 - Am) + 6IoWI VDr(on)ttimAm
.I2ttimWI
(tur - t;im)2 + 12VDr(on)ttimc2 (1 - COSWI (tur - tez)) - 12VDr(on)tZimCI
sin WI (tur - tez) + 3RDrttim (~ - cn sin 2WI (tur - tez) + 6RDrtZimCIc2
(1 - cos 2Wl (tur - tez)) - 4I;w1A!.RDr (t,im - tUT) (t}im + 3t,imttim
-2t,imtur + t~T - 3ttimtur + 3tzim) + 12I;wIAmRDrttim (tlim - tur)
(t'im - tur + 2ttim) - 12I;WIRDrtZim (t,im - tur) +
6RDrttimWI (ci +~) (tez - tur)) (A.I3)
with tez replaced by t2 for case 2.
t2 < t < t4
Case 3
For t2 ~ t < tur:
WCrp
(A.I6)
(A.14)
(A.I5)
WDrp
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For tvr ::; t < tez:
rWLbp i~RLbdtt"r
I;RLb (cos WI (tez - tvr) sin WI (tez - tvr) + WI (tez - tvr»
2WI
WLbn = t': i'fmRLbdti:
= I; RLb (cos WI (tez - tvr) sin WI (tez - tvr) + 3w1 (tez - tvr)2WI
-4sinwl (tez - tvr»
(A.I7)
(A.I8)
WCrp t:== i~rp(e)Rcrdtt"r
I;Rcr (cos WI (tez - tvr) sin WI (tez - tvr) + WI (tez - tvr» (A.I9)
2~1
= r- i~rp(e)RDrdt + [tcz iCrp(e) VDr(on)dtJtVT tvr
= !.::_ (IoRDr COSWI (tez - tvr) sin WI (tez - tvr) + 10RDrWI (tez - tvr) +2WI
2VDr(on) sinWI (tez - tvr») (A.20)
(A.2I)
Cases 1 and 2
For t2 ::; t < tez:
itcz= i~RLbdtt2
= R2Lh (( C~2- C~3) cos WI (tez - t2) sin WI (tez - t2) + WI (C~2 + C~3) (tez - t2)WI
+2C12C13(1- cOS2Wl (tez - t2»)) (A.22)t:i'fmRLbdtt2
= ~~ ((C~2 - ci3) cOSW} (tez - t2) sin W} (tez - t2) + W} (210 + C~2+ C~3)
(tez - t2) + 2C}2C13(1 - cos2 W} (tez - t2») - 4c}210 sin W} (tez - t2) +
4CI3Io (cos WI (tez - t2) - 1» (A.23)
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ltc•t2 i~rp(f)Rcrdt
= ~~~((Ci2 - Ci3) COSWI(tcz - t2)sinwl (tcz - t2) +WI (Ci2 + Ci3) (tcz - t2)
+2C12C13(1 - cos2 WI (tcz - t2»)) (A.24)
Ltc. Ltc.- i~rp(f)RDrdt + iCrp(f) VDr(on)dtt2 t2
_1_ (RDr (Ci2 - Ci3) sin2wI (tcz - t2) + 2RDrWl (Ci2 + Ci3) (tcz - t2)4Wl '
+2RDrCI2CI3 (1 - cos 2WI (tcz - t2» + 4VDr(on) (C12sin WI (tcz - t2) +
Cl3cos WI (tcz - t2» + 4VDr(on)C13)
For case 1 tcz = t2 in equations A.22 to A.26.
A.2 Main IGBT turn-on
t4 < t < t5
Case 2 and 3
rts .2 _ RLb Vlt}vm (1 - Bm)2
WLbp t; zbp(a)RLbdt - 80L~
WLbn = rts i'fm(a)RLbdti.
RLbtZ; (3VltJvm (1 - Bm)2 - 40VdloLbtfvm (1 - Bm) +
240 b
240I;Ln
r: . _ Vlt}vm (1 - Bm) (1+ 3Bm)
WCp = lt4 Zbp(a)Vce(GP)dt- 48Lb
(A.25)
(A.26)
(A.27)
(A.28)
(A.29)
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Casel
For t4 ::; t < tcz:
(A.32)
For tcz ::; t < ts:
(A.33)
(A.34)
ts < t < t6
Case 3
tWLbp = i~(b)RLbdtt~
RLbttvm (v2 2 (B2 B ) L2' ()2= 240L~ d ttvm 8 m - 25 m + 20 + 240 bZbp(a)t5
-40VdLbttvmibp(a)(tS) (2Bm - 3)) (A.35)
tWLbn = i'fm(b)RLbdtt~
RLbttvm ( 2 2 ( 2 ) 2 ( . () ) 2= 240L~ Vd ttvm 8Bm - 25Bm + 20 + 240Lb Zbp(a)ts - lo
-40VdLbttvm (ibp(a)(ts) - lo) (2Bm - 3)) (A.36)
tWCp = ts ibp(b)Vce(GP)dt
=
VdttvmBm (Vdttvm (4 - 3Bm) + 24ibp(a) (tS)Lb )
(A.37)
48Lb
Stellenbosch University http://scholar.sun.ac.za
APPENDIX A. EXPRESSIONS FOR LOSSES IN COMBINED SNUBBER. 131
Case 2
For ts ::; t < tcz:
rCZ i~(b)RLbdtlts
= 2 ~~b2 (240ibp(a)(ts)2L~t;vm (tcz - ts) + l20Vdibp(a) (ts) Lbt;vm (1 - Bm)
40 bttvm
(tcz - ts)~ + 40BmVdibp(a) (ts)Lbttvm (tcz - ts)3 + 20 (1 - Bm)2 (tcz - ts)3
+15Bm (1 - Bm) (tcz - tS)4 + 3B;" (tcz - ts)S) (A.38)
WLbn lt
cz
i~n(b)RLbdt
ts
= ~~b2 (240 (ibp(a)(ts) - lof L~t;vm (tcz - ts) + l20Vd (ibp(a)(ts) - lo)
240 bttvm
Lbt;vm (1 - Bm) (tcz - tS)2 + 40Bm Vd (ibp(a)(ts) - lo) Lbttvm (tcz - ts)3
+20 (1 - Bm)2 (tcz - tS)3 + l5Bm (1 - Bm) (tcz - tS)4
+3B;" (tcz - ts)S)
WGp i:cZ ibp(b)Vce(GP)dt
= ~B~ (48ibp(a) (tS)Lbt;vm (tcz - ts) - 24ibp(a)(ts)Lbttvm (tcz - tS)2
48 bttvm
+12Vdt;vm (1 - Bm) (tcz - ts)2 - 4Vdttvm (2 - 3Bm) (tcz - ts)3
-3VdBm (tcz - tS)4) (A.40)
(A.39)
For tcz ::; t < t6:
(A.4l)
(A.42)
Case I
(A.43)
(A.44)
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t6 < t < t7
Case 3
For t6 ~ t < tez:
(A.45)
(A.46)
(A.47)
Case 1 and 2
(A.48)
A.3 Snubber capacitor discharge
Werp
WLbp = r: i~RLbdti;
= R
2
Lb (Ci4 COSW2(ts - i7) sinw2 (is - i7) + W2 (Ci4 + 2 (C15 - 10)2) (ts - t7)
W2
+4C14 (C15 - 10) sin W2 (ts - t7)) (A.49)
lt8 2irp(a) Rcrdtt7
= ~; (ci4 cos W2 (ts - t7) sin W2 (ts - i7) + W2 (Ci4 + 2ci5) (ts - t7 )
+4C14C15 sin W2 (ts - t7)) (A.50)
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WLrp I:s i;p(a)RLrdt
= R
2
Lr (Ci4 COSW2 (ts - t7) sin W2 (ts - t7) + W2 (Ci4 + 2ci5) (ts - t7)
W2
+4C~4CI5sin W2 (ts - t7)) (A.51)
WSrp = I:s irp(a)vce(Srp)dt
= 2 2
1
(2C14W2tfva (Verp(max) - Vd) sinw2 (ts - t7) - 2Cl4 (Verp(max) _ Vd)
~~ 2 2
(1- Ba) (COSW2 (ts - t7) +W2 (ts - t7)sinw2 (ts - t7) -1)
+CI5W~ (Verp(max) - ~d) (2tfva (ts - t7) - (1 - Ba) (ts - t7)2)) (A.52)
Its Its 2WSrpd irp(a) VSrd(on)dt + irp(a) RSrddt·00
= -2
1
(ci~RLr COSW2 (tS - h) sin W2 (ts - t7) + W2RLr (Ci4 + 2ci5) (ts - t7)
W2
+4CI4CI5RLr sin W2 (ts - t7) + 2VSrd(on)CI4 sin W2 (ts - t7) +
2VSrd(on)CI5W2 (ts - t7)) (A. 53)
ts < t < tg
WLbp r9 i~RLbdtlts
R2Lb (( ci6 - Ci7) COSW2 (tg - ts) sinw2 (tg - ts) + ~ (210 (lo - 2ClS) + ci6+W2
ci7 + 2cis) (tg - ts) - 4C16(lo - CIS)sinw2 (tg - ts) + 4C17 (lo - CIS)
(COSW2(tg - ts) - 1) + 2C16C17(cos2 W2 (tg - ts) - 1)) (A.54)
lt9 2irp(b)RLrdtts
R2Lr (( ci6 - ci 7) COS~ (tg - ts) sin W2 (tg - ts) + W2 (ci6 + ci 7 + 2cis)W2
(tg - ts) + 2C16C17(1 - COS2W2 (tg - ts)) + 4Cl6ClSsinW2 (tg - ts)
-4C17CIS (COSW2(tg - ts) - 1)) (A. 55)
Werp = {tg i;p(b)Rerdtlts
Rc2r (( ci6 - ci7) cos W2 (tg - ts) sin W2 (tg - ts) + W2 (ci6 + ci7 + 2cis)W2
(tg - ts) + 2C16C17(1 - COS2W2(tg - ts)) + 4C16clSsinw2 (tg - ts)
-4C17CIS (COSW2 (tg - ts) - 1)) (A.56)
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WSrp = 1:9 irp(b)Vce(Srp)dt
= 2; (2BaC16 (Vcrp(max) - v'2d) (1 - COSW2 (tg - tg))
W2ttva
+2Bacl7 (Vcrp(max) - ~d) (W2ttva - sinw2 (tg - tg)) +
BaCI8Wi (Vcrp(max) - ~d) (tg - tg) (2ttva - tg + tg)) (A.57)
WSrpd r9 irp(b) VSrd(on)dt + r9 i;P(b)Rsrddths J~
VSrd(on) (c16sinW2 (tg - tg] + Cl7 (1 - COSW2 (tg - tg)) + ClgW2 (tg - tg))
WI
+~:d (( ci6 - ci7) COSW2 (tg - tg) sin W2 (tg - tg) + W2 (ci6 + ci7 + 2cig)
(tg""': tg) + 2CI6CI7 (1 - cos2 W2 (tg - tg)) + 4CI6CI8 sin W2 (tg - tg)
+4Cl7CIg (1 - COSW2 (tg - tg))) (A. 58)
tg < t < tlO
= {t
lO
i~RLbdtJt9
R2Lb (W2 (21; + cig + ~o) (tlO - tg) - 4c2oIo (1 - COSW2 (tlO - tg))-W2
4cIglo sin W2 (tlO - tg) + (cig - ~o) cos W2 (tlO - tg) sin W2 (tlO - tg)
+2C19C20 (1 - cos" W2 (tlO - tg))) (A. 59)
WSrp
WCrp
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WSrpd
(A.62)
tlO < t < tu
t:WLbp = i~pRLbdttlO
vi RLb (trI - tio) (Io - irp(c) (tlO) - ~lro) VdRLb (til - t102)
. 12£2 + 2L +r r
(. VdtlO) 2 (A.64)10 - Zrp(c)(tlO) - 2Lr RLb (tu - tlO)
t:WLrp i;P(d)RLrdttlO
=
Vi RLr (trI - tro) _ (irp(c) (tlO) + ~1:o)VdRLr (til - tio) +
12L; 2Lr
(. VdtlO) 2 (A.65)Zrp(c)(tlO) + 2Lr RLr (tu - tlO)
It11 It11WSrp irp(d)VSr(on)dt + i;p(d) RsrdttlO tlOC VdtlO) VdVSr(on) (til - tio)
Zrp(c)(tlO) + 2Lr VSr{on} (tll - tlO) - 4Lr +
Vi RSr (trI - tro) (irp(c) (tlO) + ~1:Q)VdRsr (til - tio)
12£2 - 2L +r r
(. VdtlO) 2 (A.66)Zrp(c)(tlO) + 2Lr RSr (tll - tlO)
t: t:WSrpd = irp(d)VSrd(on}dt + i;p(d) RSrddttlO tlOC VdtlO) VdVSrd(on} (til - tio)
Zrp(c)(tlO) + 2Lr VSrd(on} (tll - tlO) - 4Lr +
Vi RSrd (trI - tro) (irp(c) (tlO) + ~1:o)VdRsrd (til - tio)
12£2 - 2L +r r
(. VdtlO) 2 (A.67)Zrp(c}(tlO) + 2Lr RSrd (t11 - tlO)
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(A.68)
(A.69)
Stellenbosch University http://scholar.sun.ac.za
